RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

update to use FileCheck and auto-generate checks

Browse Source 
llvm-svn: 278150
This commit is contained in:
Sanjay Patel 2016-08-09 19:42:52 +00:00
parent 41e643255f
commit 2e0b53f65a
1 changed files with 38 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

58
test/Transforms/InstCombine/2007-03-25-BadShiftMask.ll
View File

@ -1,29 +1,47 @@
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; PR1271
; RUN: opt < %s -instcombine -S | \
; RUN: grep "icmp eq i32 .tmp.*, 2146435072"
; RUN: opt < %s -instcombine -S | FileCheck %s
%struct..0anon = type { i32, i32 }
%struct..1anon = type { double }
define i32 @main() {
; CHECK-LABEL: @main(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[U:%.*]] = alloca %struct..1anon, align 8
; CHECK-NEXT: [[TMP1:%.*]] = getelementptr inbounds %struct..1anon, %struct..1anon* [[U]], i64 0, i32 0
; CHECK-NEXT: store double 0x7FF0000000000000, double* [[TMP1]], align 8
; CHECK-NEXT: [[TMP34:%.*]] = bitcast %struct..1anon* [[U]] to %struct..0anon*
; CHECK-NEXT: [[TMP5:%.*]] = getelementptr inbounds %struct..0anon, %struct..0anon* [[TMP34]], i64 0, i32 1
; CHECK-NEXT: [[TMP6:%.*]] = load i32, i32* [[TMP5]], align 4
; CHECK-NEXT: [[TMP89:%.*]] = and i32 [[TMP6]], 2146435072
; CHECK-NEXT: [[TMP0:%.*]] = icmp eq i32 [[TMP89]], 2146435072
; CHECK-NEXT: br i1 [[TMP0]], label %cond_false, label %cond_true
; CHECK: cond_true:
; CHECK-NEXT: ret i32 0
; CHECK: cond_false:
; CHECK-NEXT: ret i32 1
;
entry:
%u = alloca %struct..1anon, align 8 ; <%struct..1anon*> [#uses=4]
%tmp1 = getelementptr %struct..1anon, %struct..1anon* %u, i32 0, i32 0 ; <double*> [#uses=1]
store double 0x7FF0000000000000, double* %tmp1
%tmp3 = getelementptr %struct..1anon, %struct..1anon* %u, i32 0, i32 0 ; <double*> [#uses=1]
%tmp34 = bitcast double* %tmp3 to %struct..0anon* ; <%struct..0anon*> [#uses=1]
%tmp5 = getelementptr %struct..0anon, %struct..0anon* %tmp34, i32 0, i32 1 ; <i32*> [#uses=1]
%tmp6 = load i32, i32* %tmp5 ; <i32> [#uses=1]
%tmp7 = shl i32 %tmp6, 1 ; <i32> [#uses=1]
%tmp8 = lshr i32 %tmp7, 21 ; <i32> [#uses=1]
%tmp89 = trunc i32 %tmp8 to i16 ; <i16> [#uses=1]
icmp ne i16 %tmp89, 2047 ; <i1>:0 [#uses=1]
zext i1 %0 to i8 ; <i8>:1 [#uses=1]
icmp ne i8 %1, 0 ; <i1>:2 [#uses=1]
br i1 %2, label %cond_true, label %cond_false
%u = alloca %struct..1anon, align 8
%tmp1 = getelementptr %struct..1anon, %struct..1anon* %u, i32 0, i32 0
store double 0x7FF0000000000000, double* %tmp1
%tmp3 = getelementptr %struct..1anon, %struct..1anon* %u, i32 0, i32 0
%tmp34 = bitcast double* %tmp3 to %struct..0anon*
%tmp5 = getelementptr %struct..0anon, %struct..0anon* %tmp34, i32 0, i32 1
%tmp6 = load i32, i32* %tmp5
%tmp7 = shl i32 %tmp6, 1
%tmp8 = lshr i32 %tmp7, 21
%tmp89 = trunc i32 %tmp8 to i16
icmp ne i16 %tmp89, 2047
zext i1 %0 to i8
icmp ne i8 %1, 0
br i1 %2, label %cond_true, label %cond_false
cond_true: ; preds = %entry
ret i32 0
cond_true:
ret i32 0
cond_false: ; preds = %entry
ret i32 1
cond_false:
ret i32 1
}