RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

Fix 80-column violation.

Browse Source 
llvm-svn: 151599
This commit is contained in:
Chad Rosier 2012-02-28 00:23:01 +00:00
parent 7b7047a2af
commit 2eec1f2ac0
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/MachineLICM.cpp
View File

@ -1151,8 +1151,8 @@ bool MachineLICM::IsProfitableToHoist(MachineInstr &MI) {
(!IsGuaranteedToExecute(MI.getParent()) && !MayCSE(&MI))) (!IsGuaranteedToExecute(MI.getParent()) && !MayCSE(&MI)))
return false; return false;
// High register pressure situation, only hoist if the instruction is going to // High register pressure situation, only hoist if the instruction is going
// be remat'ed. // to be remat'ed.
if (!TII->isTriviallyReMaterializable(&MI, AA) && if (!TII->isTriviallyReMaterializable(&MI, AA) &&
!MI.isInvariantLoad(AA)) !MI.isInvariantLoad(AA))
return false; return false;