RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
Code Issues Projects Releases Wiki Activity

AMDGPU/GlobalISel: Legalize s1 source G_[SU]ITOFP

Browse Source 
llvm-svn: 371952
This commit is contained in:
Matt Arsenault 2019-09-16 00:37:10 +00:00
parent 6deb33b319
commit 2f721d1bf4
3 changed files with 74 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
View File

@ -415,8 +415,9 @@ AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &ST_,
{S32, S8}, {S128, S32}, {S128, S64}, {S32, LLT::scalar(24)}})
.scalarize(0);
// TODO: Legal for s1->s64, requires split for VALU.
getActionDefinitionsBuilder({G_SITOFP, G_UITOFP})
.legalFor({{S32, S32}, {S64, S32}, {S16, S32}})
.legalFor({{S32, S32}, {S64, S32}, {S16, S32}, {S32, S1}, {S16, S1}})
.lowerFor({{S32, S64}})
.customFor({{S64, S64}})
.scalarize(0);

36
test/CodeGen/AMDGPU/GlobalISel/regbankselect-sitofp.mir
View File

@ -29,3 +29,39 @@ body: |
%0:_(s32) = COPY $vgpr0
%1:_(s32) = G_SITOFP %0
...
---
name: sitofp_s_s1
legalized: true
body: |
bb.0:
liveins: $sgpr0
; CHECK-LABEL: name: sitofp_s_s1
; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
; CHECK: [[C:%[0-9]+]]:sgpr(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:scc(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: [[SITOFP:%[0-9]+]]:vgpr(s32) = G_SITOFP [[ICMP]](s1)
%0:_(s32) = COPY $sgpr0
%1:_(s32) = G_CONSTANT i32 0
%2:_(s1) = G_ICMP intpred(eq), %0, %1
%3:_(s32) = G_SITOFP %2
...
---
name: sitofp_v_s1
legalized: true
body: |
bb.0:
liveins: $vgpr0
; CHECK-LABEL: name: sitofp_v_s1
; CHECK: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
; CHECK: [[C:%[0-9]+]]:sgpr(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:vcc(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: [[SITOFP:%[0-9]+]]:vgpr(s32) = G_SITOFP [[ICMP]](s1)
%0:_(s32) = COPY $vgpr0
%1:_(s32) = G_CONSTANT i32 0
%2:_(s1) = G_ICMP intpred(eq), %0, %1
%3:_(s32) = G_SITOFP %2
...

36
test/CodeGen/AMDGPU/GlobalISel/regbankselect-uitofp.mir
View File

@ -29,3 +29,39 @@ body: |
%0:_(s32) = COPY $vgpr0
%1:_(s32) = G_UITOFP %0
...
---
name: uitofp_s_s1
legalized: true
body: |
bb.0:
liveins: $sgpr0
; CHECK-LABEL: name: uitofp_s_s1
; CHECK: [[COPY:%[0-9]+]]:sgpr(s32) = COPY $sgpr0
; CHECK: [[C:%[0-9]+]]:sgpr(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:scc(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: [[UITOFP:%[0-9]+]]:vgpr(s32) = G_UITOFP [[ICMP]](s1)
%0:_(s32) = COPY $sgpr0
%1:_(s32) = G_CONSTANT i32 0
%2:_(s1) = G_ICMP intpred(eq), %0, %1
%3:_(s32) = G_UITOFP %2
...
---
name: uitofp_v_s1
legalized: true
body: |
bb.0:
liveins: $vgpr0
; CHECK-LABEL: name: uitofp_v_s1
; CHECK: [[COPY:%[0-9]+]]:vgpr(s32) = COPY $vgpr0
; CHECK: [[C:%[0-9]+]]:sgpr(s32) = G_CONSTANT i32 0
; CHECK: [[ICMP:%[0-9]+]]:vcc(s1) = G_ICMP intpred(eq), [[COPY]](s32), [[C]]
; CHECK: [[UITOFP:%[0-9]+]]:vgpr(s32) = G_UITOFP [[ICMP]](s1)
%0:_(s32) = COPY $vgpr0
%1:_(s32) = G_CONSTANT i32 0
%2:_(s1) = G_ICMP intpred(eq), %0, %1
%3:_(s32) = G_UITOFP %2
...