1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-23 04:52:54 +02:00

[X86] Regenerate test. NFC

llvm-svn: 318021
This commit is contained in:
Craig Topper 2017-11-13 08:07:31 +00:00
parent d5ebb5f6b0
commit 30f219e692

View File

@ -1,42 +1,43 @@
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=skx | FileCheck %s
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl | FileCheck %s
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=skx | FileCheck %s --check-prefix=CHECK --check-prefix=SKX
; RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl | FileCheck %s --check-prefix=CHECK --check-prefix=KNL
define <4 x float> @test_rsqrt14_ss(<4 x float> %a0) {
; CHECK-LABEL: test_rsqrt14_ss:
; CHECK: ## BB#0:
; CHECK-NEXT: vrsqrt14ss %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
; CHECK-LABEL: test_rsqrt14_ss:
; CHECK: ## BB#0:
; CHECK-NEXT: vrsqrt14ss %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
%res = call <4 x float> @llvm.x86.avx512.rsqrt14.ss(<4 x float> %a0, <4 x float> %a0, <4 x float> zeroinitializer, i8 -1) ;
ret <4 x float> %res
}
declare <4 x float> @llvm.x86.avx512.rsqrt14.ss(<4 x float>, <4 x float>, <4 x float>, i8) nounwind readnone
define <4 x float> @test_rcp14_ss(<4 x float> %a0) {
; CHECK-LABEL: test_rcp14_ss:
; CHECK: ## BB#0:
; CHECK-NEXT: vrcp14ss %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
; CHECK-LABEL: test_rcp14_ss:
; CHECK: ## BB#0:
; CHECK-NEXT: vrcp14ss %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
%res = call <4 x float> @llvm.x86.avx512.rcp14.ss(<4 x float> %a0, <4 x float> %a0, <4 x float> zeroinitializer, i8 -1) ;
ret <4 x float> %res
}
declare <4 x float> @llvm.x86.avx512.rcp14.ss(<4 x float>, <4 x float>, <4 x float>, i8) nounwind readnone
define <2 x double> @test_rsqrt14_sd(<2 x double> %a0) {
; CHECK-LABEL: test_rsqrt14_sd:
; CHECK: ## BB#0:
; CHECK-NEXT: vrsqrt14sd %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
; CHECK-LABEL: test_rsqrt14_sd:
; CHECK: ## BB#0:
; CHECK-NEXT: vrsqrt14sd %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
%res = call <2 x double> @llvm.x86.avx512.rsqrt14.sd(<2 x double> %a0, <2 x double> %a0, <2 x double> zeroinitializer, i8 -1) ;
ret <2 x double> %res
}
declare <2 x double> @llvm.x86.avx512.rsqrt14.sd(<2 x double>, <2 x double>, <2 x double>, i8) nounwind readnone
define <2 x double> @test_rcp14_sd(<2 x double> %a0) {
; CHECK-LABEL: test_rcp14_sd:
; CHECK: ## BB#0:
; CHECK-NEXT: vrcp14sd %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
; CHECK-LABEL: test_rcp14_sd:
; CHECK: ## BB#0:
; CHECK-NEXT: vrcp14sd %xmm0, %xmm0, %xmm0
; CHECK-NEXT: retq
%res = call <2 x double> @llvm.x86.avx512.rcp14.sd(<2 x double> %a0, <2 x double> %a0, <2 x double> zeroinitializer, i8 -1) ;
ret <2 x double> %res
@ -45,9 +46,21 @@ declare <2 x double> @llvm.x86.avx512.rcp14.sd(<2 x double>, <2 x double>, <2 x
declare <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float>, <4 x float>,<4 x float>, i8, i32)
define <4 x float>@test_int_x86_avx512_mask_scalef_ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 %x4) {
; CHECK-LABEL: test_int_x86_avx512_mask_scalef_ss:
; CHECK: vscalefss %xmm1, %xmm0, %xmm2 {%k1}
; CHECK: vscalefss {rn-sae}, %xmm1, %xmm0, %xmm0
; SKX-LABEL: test_int_x86_avx512_mask_scalef_ss:
; SKX: ## BB#0:
; SKX-NEXT: kmovd %edi, %k1
; SKX-NEXT: vscalefss %xmm1, %xmm0, %xmm2 {%k1}
; SKX-NEXT: vscalefss {rn-sae}, %xmm1, %xmm0, %xmm0
; SKX-NEXT: vaddps %xmm0, %xmm2, %xmm0
; SKX-NEXT: retq
;
; KNL-LABEL: test_int_x86_avx512_mask_scalef_ss:
; KNL: ## BB#0:
; KNL-NEXT: kmovw %edi, %k1
; KNL-NEXT: vscalefss %xmm1, %xmm0, %xmm2 {%k1}
; KNL-NEXT: vscalefss {rn-sae}, %xmm1, %xmm0, %xmm0
; KNL-NEXT: vaddps %xmm0, %xmm2, %xmm0
; KNL-NEXT: retq
%res = call <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 %x4, i32 4)
%res1 = call <4 x float> @llvm.x86.avx512.mask.scalef.ss(<4 x float> %x0, <4 x float> %x1, <4 x float> %x3, i8 -1, i32 8)
%res2 = fadd <4 x float> %res, %res1
@ -56,9 +69,21 @@ define <4 x float>@test_int_x86_avx512_mask_scalef_ss(<4 x float> %x0, <4 x floa
declare <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double>, <2 x double>,<2 x double>, i8, i32)
define <2 x double>@test_int_x86_avx512_mask_scalef_sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 %x4) {
; CHECK-LABEL: test_int_x86_avx512_mask_scalef_sd:
; CHECK: vscalefsd %xmm1, %xmm0, %xmm2 {%k1}
; CHECK: vscalefsd {rn-sae}, %xmm1, %xmm0, %xmm0
; SKX-LABEL: test_int_x86_avx512_mask_scalef_sd:
; SKX: ## BB#0:
; SKX-NEXT: kmovd %edi, %k1
; SKX-NEXT: vscalefsd %xmm1, %xmm0, %xmm2 {%k1}
; SKX-NEXT: vscalefsd {rn-sae}, %xmm1, %xmm0, %xmm0
; SKX-NEXT: vaddpd %xmm0, %xmm2, %xmm0
; SKX-NEXT: retq
;
; KNL-LABEL: test_int_x86_avx512_mask_scalef_sd:
; KNL: ## BB#0:
; KNL-NEXT: kmovw %edi, %k1
; KNL-NEXT: vscalefsd %xmm1, %xmm0, %xmm2 {%k1}
; KNL-NEXT: vscalefsd {rn-sae}, %xmm1, %xmm0, %xmm0
; KNL-NEXT: vaddpd %xmm0, %xmm2, %xmm0
; KNL-NEXT: retq
%res = call <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 %x4, i32 4)
%res1 = call <2 x double> @llvm.x86.avx512.mask.scalef.sd(<2 x double> %x0, <2 x double> %x1, <2 x double> %x3, i8 -1, i32 8)
%res2 = fadd <2 x double> %res, %res1