mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-21 03:53:04 +02:00
we can't do this directly in lowering, so we need this case
llvm-svn: 24951
This commit is contained in:
parent
bf2a5de0d5
commit
325c2cc07b
@ -343,6 +343,14 @@ SDOperand IA64DAGToDAGISel::Select(SDOperand Op) {
|
||||
|
||||
case ISD::Register: return Op; // XXX: this is a hack, tblgen one day?
|
||||
|
||||
case IA64ISD::GETFD: {
|
||||
SDOperand Input = Select(N->getOperand(0));
|
||||
SDOperand Result = CurDAG->getTargetNode(IA64::GETFD, MVT::i64, MVT::Flag, Input);
|
||||
CodeGenMap[Op.getValue(0)] = Result;
|
||||
CodeGenMap[Op.getValue(1)] = Result.getValue(1);
|
||||
return Result.getValue(Op.ResNo);
|
||||
}
|
||||
|
||||
case ISD::CALL:
|
||||
case ISD::TAILCALL: { {
|
||||
// FIXME: This is a workaround for a bug in tblgen.
|
||||
|
Loading…
Reference in New Issue
Block a user