RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 12:41:49 +01:00
Code Issues Projects Releases Wiki Activity

[ARM] Mark some tests as not safe for -debugify-and-strip-all, NFC

Browse Source 
These tests contain debug instructions which get checked, so we can't
insert synthetic debug info and expect the tests to pass.

The rest of the ARM backend tests appear to be fair game.
This commit is contained in:
Vedant Kumar 2020-04-14 16:02:25 -07:00
parent f74f9f2af9
commit 3358e53af8
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/CodeGen/ARM/GlobalISel/arm-regbankselect.mir
View File

@ -1,5 +1,5 @@
# RUN: llc -mtriple arm-- -run-pass=regbankselect %s -o - | FileCheck %s
# RUN: llc -mtriple thumbv7-- -run-pass=regbankselect %s -o - | FileCheck %s
# RUN: llc -debugify-and-strip-all-safe=0 -mtriple arm-- -run-pass=regbankselect %s -o - | FileCheck %s
# RUN: llc -debugify-and-strip-all-safe=0 -mtriple thumbv7-- -run-pass=regbankselect %s -o - | FileCheck %s
--- |
define void @test_add_s32() { ret void }
define void @test_sub_s32() { ret void }

2
test/CodeGen/ARM/fold-sext-sextload.ll
View File

@ -1,4 +1,4 @@
; RUN: llc -mtriple armv7 %s -stop-before=livedebugvalues -o - | FileCheck %s
; RUN: llc -debugify-and-strip-all-safe=0 -mtriple armv7 %s -stop-before=livedebugvalues -o - | FileCheck %s
define <4 x i8> @i(<4 x i8>*, <4 x i8>) !dbg !8 {
%3 = load <4 x i8>, <4 x i8>* %0, align 4, !dbg !14

2
test/CodeGen/ARM/fold-zext-zextload.ll
View File

@ -1,4 +1,4 @@
; RUN: llc -mtriple armv7 %s -stop-before=livedebugvalues -o - | FileCheck %s
; RUN: llc -debugify-and-strip-all-safe=0 -mtriple armv7 %s -stop-before=livedebugvalues -o - | FileCheck %s
define <4 x i8> @i(<4 x i8>*, <4 x i8>) !dbg !8 {
%3 = load <4 x i8>, <4 x i8>* %0, align 4, !dbg !14