RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 19:12:56 +02:00
Code Issues Projects Releases Wiki Activity

Add CodeGen tests for the recent SelectionDAG transforms

Browse Source 
llvm-svn: 21292
This commit is contained in:
Nate Begeman 2005-04-13 21:45:13 +00:00
parent 20b3399465
commit 33b835c553
2 changed files with 53 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
test/Regression/CodeGen/PowerPC/select_lt0.ll Normal file
View File

@ -0,0 +1,45 @@
; RUN: llvm-as < %s | llc -march=ppc32 -enable-ppc-pattern-isel | not grep cmp
int %seli32_1(int %a) {
entry:
%tmp.1 = setlt int %a, 0
%retval = select bool %tmp.1, int 5, int 0
ret int %retval
}
int %seli32_2(int %a, int %b) {
entry:
%tmp.1 = setlt int %a, 0
%retval = select bool %tmp.1, int %b, int 0
ret int %retval
}
int %seli32_3(int %a, short %b) {
entry:
%tmp.2 = cast short %b to int
%tmp.1 = setlt int %a, 0
%retval = select bool %tmp.1, int %tmp.2, int 0
ret int %retval
}
int %seli32_4(int %a, ushort %b) {
entry:
%tmp.2 = cast ushort %b to int
%tmp.1 = setlt int %a, 0
%retval = select bool %tmp.1, int %tmp.2, int 0
ret int %retval
}
short %seli16_1(short %a) {
entry:
%tmp.1 = setlt short %a, 0
%retval = select bool %tmp.1, short 7, short 0
ret short %retval
}
short %seli16_2(int %a, short %b) {
entry:
%tmp.1 = setlt int %a, 0
%retval = select bool %tmp.1, short %b, short 0
ret short %retval
}

8
test/Regression/CodeGen/PowerPC/setcc_no_zext.ll Normal file
View File

@ -0,0 +1,8 @@
; RUN: llvm-as < %s | llc -march=ppc32 -enable-ppc-pattern-isel | not grep rlwinm
int %setcc_one_or_zero(int* %a) {
entry:
%tmp.1 = setne int* %a, null
%inc.1 = cast bool %tmp.1 to int
ret int %inc.1
}