mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
[PostRA scheduling] Allow a target to do scheduling when it wants post RA.
SystemZ needs to do its scheduling after branch relaxation, which can only happen after block placement, and therefore the standard PostRAScheduler point in the pass sequence is too early. TargetMachine::targetSchedulesPostRAScheduling() is a new method that signals on returning true that target will insert the final scheduling pass on its own. Reviewed by Hal Finkel llvm-svn: 255234
This commit is contained in:
parent
a1488717da
commit
34ea6437fb
@ -255,6 +255,13 @@ public:
|
||||
return true;
|
||||
}
|
||||
|
||||
/// True if subtarget inserts the final scheduling pass on its own.
|
||||
///
|
||||
/// Branch relaxation, which must happen after block placement, can
|
||||
/// on some targets (e.g. SystemZ) expose additional post-RA
|
||||
/// scheduling opportunities.
|
||||
virtual bool targetSchedulesPostRAScheduling() const { return false; };
|
||||
|
||||
void getNameWithPrefix(SmallVectorImpl<char> &Name, const GlobalValue *GV,
|
||||
Mangler &Mang, bool MayAlwaysUsePrivate = false) const;
|
||||
MCSymbol *getSymbol(const GlobalValue *GV, Mangler &Mang) const;
|
||||
|
@ -96,10 +96,10 @@ PrintMachineInstrs("print-machineinstrs", cl::ValueOptional,
|
||||
|
||||
// Temporary option to allow experimenting with MachineScheduler as a post-RA
|
||||
// scheduler. Targets can "properly" enable this with
|
||||
// substitutePass(&PostRASchedulerID, &PostMachineSchedulerID); Ideally it
|
||||
// wouldn't be part of the standard pass pipeline, and the target would just add
|
||||
// a PostRA scheduling pass wherever it wants.
|
||||
static cl::opt<bool> MISchedPostRA("misched-postra", cl::Hidden,
|
||||
// substitutePass(&PostRASchedulerID, &PostMachineSchedulerID).
|
||||
// Targets can return true in targetSchedulesPostRAScheduling() and
|
||||
// insert a PostRA scheduling pass wherever it wants.
|
||||
cl::opt<bool> MISchedPostRA("misched-postra", cl::Hidden,
|
||||
cl::desc("Run MachineScheduler post regalloc (independent of preRA sched)"));
|
||||
|
||||
// Experimental option to run live interval analysis early.
|
||||
@ -575,7 +575,10 @@ void TargetPassConfig::addMachinePasses() {
|
||||
addPass(&ImplicitNullChecksID);
|
||||
|
||||
// Second pass scheduler.
|
||||
if (getOptLevel() != CodeGenOpt::None) {
|
||||
// Let Target optionally insert this pass by itself at some other
|
||||
// point.
|
||||
if (getOptLevel() != CodeGenOpt::None &&
|
||||
!TM->targetSchedulesPostRAScheduling()) {
|
||||
if (MISchedPostRA)
|
||||
addPass(&PostMachineSchedulerID);
|
||||
else
|
||||
|
@ -16,6 +16,7 @@
|
||||
|
||||
using namespace llvm;
|
||||
|
||||
extern cl::opt<bool> MISchedPostRA;
|
||||
extern "C" void LLVMInitializeSystemZTarget() {
|
||||
// Register the target.
|
||||
RegisterTargetMachine<SystemZTargetMachine> X(TheSystemZTarget);
|
||||
@ -163,6 +164,16 @@ void SystemZPassConfig::addPreEmitPass() {
|
||||
if (getOptLevel() != CodeGenOpt::None)
|
||||
addPass(createSystemZElimComparePass(getSystemZTargetMachine()), false);
|
||||
addPass(createSystemZLongBranchPass(getSystemZTargetMachine()));
|
||||
|
||||
// Do final scheduling after all other optimizations, to get an
|
||||
// optimal input for the decoder (branch relaxation must happen
|
||||
// after block placement).
|
||||
if (getOptLevel() != CodeGenOpt::None) {
|
||||
if (MISchedPostRA)
|
||||
addPass(&PostMachineSchedulerID);
|
||||
else
|
||||
addPass(&PostRASchedulerID);
|
||||
}
|
||||
}
|
||||
|
||||
TargetPassConfig *SystemZTargetMachine::createPassConfig(PassManagerBase &PM) {
|
||||
|
@ -43,6 +43,9 @@ public:
|
||||
TargetLoweringObjectFile *getObjFileLowering() const override {
|
||||
return TLOF.get();
|
||||
}
|
||||
|
||||
bool targetSchedulesPostRAScheduling() const override { return true; };
|
||||
|
||||
};
|
||||
|
||||
} // end namespace llvm
|
||||
|
Loading…
Reference in New Issue
Block a user