RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 18:42:46 +02:00
Code Issues Projects Releases Wiki Activity

[X86] Don't pass a 1 to the second argument of ISD::FP_ROUND in LowerFCOPYSIGN.

Browse Source 
I don't think we have any reason to believe the FP_ROUND here doesn't change the value.

Found while trying to see if we still need the fp128 block in CanCombineFCOPYSIGN_EXTEND_ROUND.
Removing that check caused this FP_ROUND to fire for fp128 which introduced a libcall expansion that asserted for this being a 1.

Reviewed By: RKSimon, pengfei

Differential Revision: https://reviews.llvm.org/D96098
This commit is contained in:
Craig Topper 2021-02-06 10:28:38 -08:00
parent 543c96c937
commit 355bc1b4dd
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86ISelLowering.cpp
View File

@ -21900,7 +21900,8 @@ static SDValue LowerFCOPYSIGN(SDValue Op, SelectionDAG &DAG) {
// And if it is bigger, shrink it first. // And if it is bigger, shrink it first.
if (Sign.getSimpleValueType().bitsGT(VT)) if (Sign.getSimpleValueType().bitsGT(VT))
Sign = DAG.getNode(ISD::FP_ROUND, dl, VT, Sign, DAG.getIntPtrConstant(1, dl)); Sign =
DAG.getNode(ISD::FP_ROUND, dl, VT, Sign, DAG.getIntPtrConstant(0, dl));
// At this point the operands and the result should have the same // At this point the operands and the result should have the same
// type, and that won't be f80 since that is not custom lowered. // type, and that won't be f80 since that is not custom lowered.