mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 19:42:54 +02:00
Indentation.
llvm-svn: 55880
This commit is contained in:
parent
285350703c
commit
396c744dfa
@ -99,8 +99,8 @@ void FastISel::UpdateValueMap(Value* I, unsigned Reg) {
|
||||
if (!ValueMap.count(I))
|
||||
ValueMap[I] = Reg;
|
||||
else
|
||||
TII.copyRegToReg(*MBB, MBB->end(), ValueMap[I],
|
||||
Reg, MRI.getRegClass(Reg), MRI.getRegClass(Reg));
|
||||
TII.copyRegToReg(*MBB, MBB->end(), ValueMap[I],
|
||||
Reg, MRI.getRegClass(Reg), MRI.getRegClass(Reg));
|
||||
}
|
||||
|
||||
/// SelectBinaryOp - Select and emit code for a binary operator instruction,
|
||||
|
Loading…
Reference in New Issue
Block a user