RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[mips] Use mult/mflo pattern on 64-bit targets prior to MIPS64

Browse Source 
The `MUL` instruction is available starting from the MIPS32/MIPS64 targets.

llvm-svn: 366301
This commit is contained in:
Simon Atanasyan 2019-07-17 08:11:40 +00:00
parent f709c58051
commit 3c5d3ebc26
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Mips/Mips64InstrInfo.td
View File

@ -853,7 +853,7 @@ def : MipsPat<(i64 (sext (i32 (sub GPR32:$src, GPR32:$src2)))),
(SUBu GPR32:$src, GPR32:$src2), sub_32)>;
def : MipsPat<(i64 (sext (i32 (mul GPR32:$src, GPR32:$src2)))),
(INSERT_SUBREG (i64 (IMPLICIT_DEF)),
(MUL GPR32:$src, GPR32:$src2), sub_32)>, ISA_MIPS3_NOT_32R6_64R6;
(MUL GPR32:$src, GPR32:$src2), sub_32)>, ISA_MIPS32_NOT_32R6_64R6;
def : MipsPat<(i64 (sext (i32 (MipsMFHI ACC64:$src)))),
(INSERT_SUBREG (i64 (IMPLICIT_DEF)),
(PseudoMFHI ACC64:$src), sub_32)>;

3
test/CodeGen/Mips/llvm-ir/mul.ll
View File

@ -155,6 +155,9 @@ entry:
; M2: mult $4, $5
; M2: mflo $2
; M4: mult $4, $5
; M4: mflo $1
; 32R1-R5: mul $2, $4, $5
; 32R6: mul $2, $4, $5