mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
It wasn't happy about this either
llvm-svn: 21133
This commit is contained in:
parent
ce0dcea720
commit
3d1228500d
@ -1755,7 +1755,7 @@ unsigned ISel::SelectExpr(SDOperand N) {
|
||||
BuildMI(BB, Alpha::S4ADDQ, 2, Result).addReg(Tmp2).addReg(Tmp1);
|
||||
}
|
||||
}
|
||||
else if(N.getOperand(0).getOpcode() == ISD::SHL && isAdd &&
|
||||
else if(N.getOperand(1).getOpcode() == ISD::SHL && isAdd &&
|
||||
N.getOperand(1).getOperand(1).getOpcode() == ISD::Constant &&
|
||||
cast<ConstantSDNode>(N.getOperand(1).getOperand(1))->getValue() == 3)
|
||||
{
|
||||
|
Loading…
Reference in New Issue
Block a user