RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
Code Issues Projects Releases Wiki Activity

Mips: Disassemble sign-extended 64 bit immediates properly.

Browse Source 
This doesn't change the meaning of the output, but makes look right. PR17539.

llvm-svn: 192483
This commit is contained in:
Benjamin Kramer 2013-10-11 19:05:08 +00:00
parent f96d183309
commit 3e32e13c0b
2 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Mips/MipsInstrInfo.td
View File

@ -262,7 +262,9 @@ def uimm20 : Operand<i32> {
def uimm10 : Operand<i32> {
}
def simm16_64 : Operand<i64>;
def simm16_64 : Operand<i64> {
let DecoderMethod = "DecodeSimm16";
}
// Unsigned Operand
def uimm5 : Operand<i32> {

3
test/MC/Disassembler/Mips/mips64.txt
View File

@ -2,6 +2,9 @@
# CHECK: daddiu $11, $26, 31949
0x67 0x4b 0x7c 0xcd
# CHECK: daddiu $sp, $sp, -32
0x67 0xbd 0xff 0xe0
# CHECK: daddu $26, $1, $11
0x00 0x2b 0xd0 0x2d