RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 19:52:54 +01:00
Code Issues Projects Releases Wiki Activity

[mips] Remove addresses from the test case. NFC

Browse Source 
It reduces "diff" after addition more tests in the future.
This commit is contained in:
Simon Atanasyan 2019-11-21 12:34:05 +03:00
parent f571493eae
commit 3fe3405f88
1 changed files with 40 additions and 40 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

80
test/MC/Mips/sym-sc.s
View File

@ -19,56 +19,56 @@
# RUN: llvm-mc -filetype=obj -triple mips -mcpu=mips32r6 -mattr=+micromips %s -o - \
# RUN: | llvm-objdump -d -r - | FileCheck %s --check-prefixes=MICROMIPS,MICROMIPSR6
# MIPS: 0: e0 6c 00 00 sc $12, 0($3)
# MIPSR6: 0: 7c 6c 00 26 sc $12, 0($3)
# MICROMIPS: 0: 61 83 b0 00 sc $12, 0($3)
# MIPS: e0 6c 00 00 sc $12, 0($3)
# MIPSR6: 7c 6c 00 26 sc $12, 0($3)
# MICROMIPS: 61 83 b0 00 sc $12, 0($3)
sc $12, 0($3)
# MIPS: 4: e0 6c 00 04 sc $12, 4($3)
# MIPSR6: 4: 7c 6c 02 26 sc $12, 4($3)
# MICROMIPS: 4: 61 83 b0 04 sc $12, 4($3)
# MIPS: e0 6c 00 04 sc $12, 4($3)
# MIPSR6: 7c 6c 02 26 sc $12, 4($3)
# MICROMIPS: 61 83 b0 04 sc $12, 4($3)
sc $12, 4($3)
# MIPS: 8: 3c 01 00 00 lui $1, 0
# MIPS: 00000008: R_MIPS_HI16 symbol
# MIPS: c: e0 2c 00 00 sc $12, 0($1)
# MIPS: 0000000c: R_MIPS_LO16 symbol
# MIPS: 3c 01 00 00 lui $1, 0
# MIPS: R_MIPS_HI16 symbol
# MIPS: e0 2c 00 00 sc $12, 0($1)
# MIPS: R_MIPS_LO16 symbol
# MIPSR6: 8: 3c 01 00 00 aui $1, $zero, 0
# MIPSR6: 00000008: R_MIPS_HI16 symbol
# MIPSR6: c: 24 21 00 00 addiu $1, $1, 0
# MIPSR6: 0000000c: R_MIPS_LO16 symbol
# MIPSR6: 10: 7c 2c 00 26 sc $12, 0($1)
# MIPSR6: 3c 01 00 00 aui $1, $zero, 0
# MIPSR6: R_MIPS_HI16 symbol
# MIPSR6: 24 21 00 00 addiu $1, $1, 0
# MIPSR6: R_MIPS_LO16 symbol
# MIPSR6: 7c 2c 00 26 sc $12, 0($1)
# MICROMIPSR2: 8: 41 a1 00 00 lui $1, 0
# MICROMIPSR2: 00000008: R_MICROMIPS_HI16 symbol
# MICROMIPSR2: c: 61 81 b0 00 sc $12, 0($1)
# MICROMIPSR2: 0000000c: R_MICROMIPS_LO16 symbol
# MICROMIPSR2: 41 a1 00 00 lui $1, 0
# MICROMIPSR2: R_MICROMIPS_HI16 symbol
# MICROMIPSR2: 61 81 b0 00 sc $12, 0($1)
# MICROMIPSR2: R_MICROMIPS_LO16 symbol
# MICROMIPSR6: 8: 3c 01 00 00 lh $zero, 0($1)
# MICROMIPSR6: 00000008: R_MICROMIPS_HI16 symbol
# MICROMIPSR6: c: 61 81 b0 00 sc $12, 0($1)
# MICROMIPSR6: 0000000c: R_MICROMIPS_LO16 symbol
# MICROMIPSR6: 3c 01 00 00 lh $zero, 0($1)
# MICROMIPSR6: R_MICROMIPS_HI16 symbol
# MICROMIPSR6: 61 81 b0 00 sc $12, 0($1)
# MICROMIPSR6: R_MICROMIPS_LO16 symbol
sc $12, symbol
# MIPS: 10: 3c 01 00 00 lui $1, 0
# MIPS: 00000010: R_MIPS_HI16 symbol
# MIPS: 14: e0 2c 00 08 sc $12, 8($1)
# MIPS: 00000014: R_MIPS_LO16 symbol
# MIPS: 3c 01 00 00 lui $1, 0
# MIPS: R_MIPS_HI16 symbol
# MIPS: e0 2c 00 08 sc $12, 8($1)
# MIPS: R_MIPS_LO16 symbol
# MIPSR6: 14: 3c 01 00 00 aui $1, $zero, 0
# MIPSR6: 00000014: R_MIPS_HI16 symbol
# MIPSR6: 18: 24 21 00 08 addiu $1, $1, 8
# MIPSR6: 00000018: R_MIPS_LO16 symbol
# MIPSR6: 1c: 7c 2c 00 26 sc $12, 0($1)
# MIPSR6: 3c 01 00 00 aui $1, $zero, 0
# MIPSR6: R_MIPS_HI16 symbol
# MIPSR6: 24 21 00 08 addiu $1, $1, 8
# MIPSR6: R_MIPS_LO16 symbol
# MIPSR6: 7c 2c 00 26 sc $12, 0($1)
# MICROMIPSR2: 10: 41 a1 00 00 lui $1, 0
# MICROMIPSR2: 00000010: R_MICROMIPS_HI16 symbol
# MICROMIPSR2: 14: 61 81 b0 08 sc $12, 8($1)
# MICROMIPSR2: 00000014: R_MICROMIPS_LO16 symbol
# MICROMIPSR2: 41 a1 00 00 lui $1, 0
# MICROMIPSR2: R_MICROMIPS_HI16 symbol
# MICROMIPSR2: 61 81 b0 08 sc $12, 8($1)
# MICROMIPSR2: R_MICROMIPS_LO16 symbol
# MICROMIPSR6: 10: 3c 01 00 00 lh $zero, 0($1)
# MICROMIPSR6: 00000010: R_MICROMIPS_HI16 symbol
# MICROMIPSR6: 14: 61 81 b0 08 sc $12, 8($1)
# MICROMIPSR6: 00000014: R_MICROMIPS_LO16 symbol
# MICROMIPSR6: 3c 01 00 00 lh $zero, 0($1)
# MICROMIPSR6: R_MICROMIPS_HI16 symbol
# MICROMIPSR6: 61 81 b0 08 sc $12, 8($1)
# MICROMIPSR6: R_MICROMIPS_LO16 symbol
sc $12, symbol + 8