RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity

[ARM][SchedModels] Convert IsR1P0AndLaterPred to MCSchedPredicate. NFC

Browse Source 
Differential revision: https://reviews.llvm.org/D90017
This commit is contained in:
Evgeny Leviant 2020-10-23 14:27:49 +03:00
parent 785022033e
commit 4038f285b5
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMScheduleA57.td
View File

@ -26,7 +26,7 @@ def IsCPSRDefinedAndPredicatedPred :
MCSchedPredicate<IsCPSRDefinedAndPredicated>;
// Cortex A57 rev. r1p0 or later (false = r0px)
def IsR1P0AndLaterPred : SchedPredicate<[{false}]>;
def IsR1P0AndLaterPred : MCSchedPredicate<FalsePred>;
def IsLdrAm3RegOffPred : MCSchedPredicate<CheckInvalidRegOperand<2>>;
def IsLdrAm3RegOffPredX2 : MCSchedPredicate<CheckInvalidRegOperand<3>>;