mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
Memory barrier instructions don't need special handling in tblgen anymore.
llvm-svn: 127419
This commit is contained in:
parent
52a44b9c80
commit
41694b91ad
@ -1570,9 +1570,7 @@ ARMDEBackend::populateInstruction(const CodeGenInstruction &CGI,
|
||||
return false;
|
||||
|
||||
if (TN == TARGET_ARM) {
|
||||
// FIXME: what about Int_MemBarrierV6 and Int_SyncBarrierV6?
|
||||
if ((Name != "Int_MemBarrierV7" && Name != "Int_SyncBarrierV7") &&
|
||||
Form == ARM_FORMAT_PSEUDO)
|
||||
if (Form == ARM_FORMAT_PSEUDO)
|
||||
return false;
|
||||
if (thumbInstruction(Form))
|
||||
return false;
|
||||
|
Loading…
x
Reference in New Issue
Block a user