RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[AArch64][InstructionSelector] Fix typos in the related mir file. NFC.

Browse Source 
llvm-svn: 283971
This commit is contained in:
Quentin Colombet 2016-10-12 03:57:46 +00:00
parent 4d726ae788
commit 41c0e46bf3
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
test/CodeGen/AArch64/GlobalISel/arm64-instructionselect.mir
View File

@ -1290,6 +1290,7 @@ registers:
# CHECK: %2 = ADDXrr %0, %1
body: |
bb.0:
liveins: %x0
%0(p0) = COPY %x0
%1(s64) = G_CONSTANT 42
%2(p0) = G_GEP %0, %1(s64)
@ -1350,7 +1351,7 @@ registers:
# CHECK: %3 = COPY %2
body: |
bb.0:
liveins: %x0
liveins: %w0
%0(s32) = COPY %w0
%1(s64) = G_ANYEXT %0
@ -1384,7 +1385,7 @@ registers:
# CHECK: %3 = UBFMWri %2, 0, 7
body: |
bb.0:
liveins: %x0
liveins: %w0
%0(s32) = COPY %w0
%1(s64) = G_ZEXT %0
@ -1418,7 +1419,7 @@ registers:
# CHECK: %3 = SBFMWri %2, 0, 7
body: |
bb.0:
liveins: %x0
liveins: %w0
%0(s32) = COPY %w0
%1(s64) = G_SEXT %0