RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
Code Issues Projects Releases Wiki Activity

STC2L_POST and STC2L_POST should be handled the same as STCL_POST/LDC_POST for the purposes of decoding all operands except the predicate.

Browse Source 
Found by randomized testing.

llvm-svn: 138003
This commit is contained in:
Owen Anderson 2011-08-18 22:47:44 +00:00
parent d113a59074
commit 421e30086e
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/Disassembler/ARMDisassembler.cpp
View File

@ -927,6 +927,8 @@ static DecodeStatus DecodeCopMemInstruction(llvm::MCInst &Inst, unsigned Insn,
case ARM::STC2L_OPTION:
case ARM::LDCL_POST:
case ARM::STCL_POST:
case ARM::LDC2L_POST:
case ARM::STC2L_POST:
break;
default:
Inst.addOperand(MCOperand::CreateReg(0));
@ -946,6 +948,8 @@ static DecodeStatus DecodeCopMemInstruction(llvm::MCInst &Inst, unsigned Insn,
switch (Inst.getOpcode()) {
case ARM::LDCL_POST:
case ARM::STCL_POST:
case ARM::LDC2L_POST:
case ARM::STC2L_POST:
imm |= U << 8;
case ARM::LDC_OPTION:
case ARM::LDCL_OPTION:

3
test/MC/Disassembler/ARM/arm-tests.txt
View File

@ -314,3 +314,6 @@
# CHECK: rfedb #4!
0x14 0x0 0x32 0xf9
# CHECK: stc2l p0, cr0, [r2], #-96
0x18 0x0 0x62 0xfc