mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 04:02:41 +01:00
Fix Thumb2 load / store addressing mode matching code. Do not use so_reg form to
match base only address, i.e. [r] since Thumb2 requires a offset register field. For those, use [r + imm12] where the immediate is zero. Note the generated assembly code does not look any different after the patch. But the bug would have broken the JIT (if there is Thumb2 support) and it can break later passes which expect the address mode to be well-formed. llvm-svn: 78658
This commit is contained in:
Evan Cheng
parent
9fdf9b4435
commit
434a66fa9b
@ -607,18 +607,29 @@ bool ARMDAGToDAGISel::SelectT2AddrModeImm12(SDValue Op, SDValue N,
|
||||
SDValue &Base, SDValue &OffImm) {
|
||||
// Match simple R + imm12 operands.
|
||||
|
||||
// Match frame index...
|
||||
if ((N.getOpcode() != ISD::ADD) && (N.getOpcode() != ISD::SUB)) {
|
||||
// Base only.
|
||||
if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB) {
|
||||
if (N.getOpcode() == ISD::FrameIndex) {
|
||||
// Match frame index...
|
||||
int FI = cast<FrameIndexSDNode>(N)->getIndex();
|
||||
Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy());
|
||||
OffImm = CurDAG->getTargetConstant(0, EVT::i32);
|
||||
return true;
|
||||
}
|
||||
return false;
|
||||
} else if (N.getOpcode() == ARMISD::Wrapper) {
|
||||
Base = N.getOperand(0);
|
||||
if (Base.getOpcode() == ISD::TargetConstantPool)
|
||||
return false; // We want to select t2LDRpci instead.
|
||||
} else
|
||||
Base = N;
|
||||
OffImm = CurDAG->getTargetConstant(0, EVT::i32);
|
||||
return true;
|
||||
}
|
||||
|
||||
if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) {
|
||||
if (SelectT2AddrModeImm8(Op, N, Base, OffImm))
|
||||
// Let t2LDRi8 handle (R - imm8).
|
||||
return false;
|
||||
|
||||
int RHSC = (int)RHS->getZExtValue();
|
||||
if (N.getOpcode() == ISD::SUB)
|
||||
RHSC = -RHSC;
|
||||
@ -634,20 +645,23 @@ bool ARMDAGToDAGISel::SelectT2AddrModeImm12(SDValue Op, SDValue N,
|
||||
}
|
||||
}
|
||||
|
||||
return false;
|
||||
// Base only.
|
||||
Base = N;
|
||||
OffImm = CurDAG->getTargetConstant(0, EVT::i32);
|
||||
return true;
|
||||
}
|
||||
|
||||
bool ARMDAGToDAGISel::SelectT2AddrModeImm8(SDValue Op, SDValue N,
|
||||
SDValue &Base, SDValue &OffImm) {
|
||||
// Match simple R - imm8 operands.
|
||||
if ((N.getOpcode() == ISD::ADD) || (N.getOpcode() == ISD::SUB)) {
|
||||
if (N.getOpcode() == ISD::ADD || N.getOpcode() == ISD::SUB) {
|
||||
if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) {
|
||||
int RHSC = (int)RHS->getSExtValue();
|
||||
if (N.getOpcode() == ISD::SUB)
|
||||
RHSC = -RHSC;
|
||||
|
||||
if ((RHSC >= -255) && (RHSC <= 0)) { // 8 bits (always negative)
|
||||
Base = N.getOperand(0);
|
||||
if ((RHSC >= -255) && (RHSC < 0)) { // 8 bits (always negative)
|
||||
Base = N.getOperand(0);
|
||||
if (Base.getOpcode() == ISD::FrameIndex) {
|
||||
int FI = cast<FrameIndexSDNode>(Base)->getIndex();
|
||||
Base = CurDAG->getTargetFrameIndex(FI, TLI.getPointerTy());
|
||||
@ -709,40 +723,19 @@ bool ARMDAGToDAGISel::SelectT2AddrModeImm8s4(SDValue Op, SDValue N,
|
||||
bool ARMDAGToDAGISel::SelectT2AddrModeSoReg(SDValue Op, SDValue N,
|
||||
SDValue &Base,
|
||||
SDValue &OffReg, SDValue &ShImm) {
|
||||
// Base only.
|
||||
if (N.getOpcode() != ISD::ADD && N.getOpcode() != ISD::SUB) {
|
||||
Base = N;
|
||||
if (N.getOpcode() == ISD::FrameIndex) {
|
||||
return false; // we want to select t2LDRri12 instead
|
||||
} else if (N.getOpcode() == ARMISD::Wrapper) {
|
||||
Base = N.getOperand(0);
|
||||
if (Base.getOpcode() == ISD::TargetConstantPool)
|
||||
return false; // We want to select t2LDRpci instead.
|
||||
}
|
||||
OffReg = CurDAG->getRegister(0, EVT::i32);
|
||||
ShImm = CurDAG->getTargetConstant(0, EVT::i32);
|
||||
return true;
|
||||
}
|
||||
// (R - imm8) should be handled by t2LDRi8. The rest are handled by t2LDRi12.
|
||||
if (N.getOpcode() != ISD::ADD)
|
||||
return false;
|
||||
|
||||
// Leave (R +/- imm) for other address modes... unless they can't
|
||||
// handle them
|
||||
if (dyn_cast<ConstantSDNode>(N.getOperand(1)) != NULL) {
|
||||
SDValue OffImm;
|
||||
if (SelectT2AddrModeImm12(Op, N, Base, OffImm) ||
|
||||
SelectT2AddrModeImm8 (Op, N, Base, OffImm))
|
||||
// Leave (R + imm12) for t2LDRi12, (R - imm8) for t2LDRi8.
|
||||
if (ConstantSDNode *RHS = dyn_cast<ConstantSDNode>(N.getOperand(1))) {
|
||||
int RHSC = (int)RHS->getZExtValue();
|
||||
if (RHSC >= 0 && RHSC < 0x1000) // 12 bits (unsigned)
|
||||
return false;
|
||||
else if (RHSC < 0 && RHSC >= -255) // 8 bits
|
||||
return false;
|
||||
}
|
||||
|
||||
// Thumb2 does not support (R - R) or (R - (R << [1,2,3])).
|
||||
if (N.getOpcode() == ISD::SUB) {
|
||||
Base = N;
|
||||
OffReg = CurDAG->getRegister(0, EVT::i32);
|
||||
ShImm = CurDAG->getTargetConstant(0, EVT::i32);
|
||||
return true;
|
||||
}
|
||||
|
||||
assert(N.getOpcode() == ISD::ADD);
|
||||
|
||||
// Look for (R + R) or (R + (R << [1,2,3])).
|
||||
unsigned ShAmt = 0;
|
||||
Base = N.getOperand(0);
|
||||
|
||||
@ -849,14 +849,13 @@ void ARMAsmPrinter::printT2AddrModeSoRegOperand(const MachineInstr *MI,
|
||||
|
||||
O << "[" << TRI->getAsmName(MO1.getReg());
|
||||
|
||||
if (MO2.getReg()) {
|
||||
O << ", +" << TRI->getAsmName(MO2.getReg());
|
||||
assert(MO2.getReg() && "Invalid so_reg load / store address!");
|
||||
O << ", +" << TRI->getAsmName(MO2.getReg());
|
||||
|
||||
unsigned ShAmt = MO3.getImm();
|
||||
if (ShAmt) {
|
||||
assert(ShAmt <= 3 && "Not a valid Thumb2 addressing mode!");
|
||||
O << ", lsl #" << ShAmt;
|
||||
}
|
||||
unsigned ShAmt = MO3.getImm();
|
||||
if (ShAmt) {
|
||||
assert(ShAmt <= 3 && "Not a valid Thumb2 addressing mode!");
|
||||
O << ", lsl #" << ShAmt;
|
||||
}
|
||||
O << "]";
|
||||
}
|
||||
|
||||
@ -24,6 +24,7 @@ using namespace llvm;
|
||||
|
||||
STATISTIC(NumNarrows, "Number of 32-bit instrs reduced to 16-bit ones");
|
||||
STATISTIC(Num2Addrs, "Number of 32-bit instrs reduced to 2addr 16-bit ones");
|
||||
STATISTIC(NumLdSts, "Number of 32-bit load / store reduced to 16-bit ones");
|
||||
|
||||
static cl::opt<int> ReduceLimit("t2-reduce-limit", cl::init(-1), cl::Hidden);
|
||||
|
||||
@ -83,7 +84,24 @@ namespace {
|
||||
{ ARM::t2SXTHr, ARM::tSXTH, 0, 0, 0, 1, 0, 1,0, 0 },
|
||||
{ ARM::t2TSTrr, ARM::tTST, 0, 0, 0, 1, 0, 1,0, 0 },
|
||||
{ ARM::t2UXTBr, ARM::tUXTB, 0, 0, 0, 1, 0, 1,0, 0 },
|
||||
{ ARM::t2UXTHr, ARM::tUXTH, 0, 0, 0, 1, 0, 1,0, 0 }
|
||||
{ ARM::t2UXTHr, ARM::tUXTH, 0, 0, 0, 1, 0, 1,0, 0 },
|
||||
|
||||
// FIXME: Clean this up after splitting each Thumb load / store opcode
|
||||
// into multiple ones.
|
||||
{ ARM::t2LDRi12,ARM::tLDR, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRs, ARM::tLDR, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRBi12,ARM::tLDRB, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRBs, ARM::tLDRB, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRHi12,ARM::tLDRH, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRHs, ARM::tLDRH, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRSBs,ARM::tLDR, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2LDRSHs,ARM::tLDRSH, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRi12,ARM::tSTR, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRs, ARM::tSTR, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRBi12,ARM::tSTRB, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRBs, ARM::tSTRB, 0, 0, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRHi12,ARM::tSTRH, 0, 5, 0, 1, 0, 0,0, 1 },
|
||||
{ ARM::t2STRHs, ARM::tSTRH, 0, 0, 0, 1, 0, 0,0, 1 }
|
||||
};
|
||||
|
||||
class VISIBILITY_HIDDEN Thumb2SizeReduce : public MachineFunctionPass {
|
||||
@ -103,6 +121,12 @@ namespace {
|
||||
/// ReduceOpcodeMap - Maps wide opcode to index of entry in ReduceTable.
|
||||
DenseMap<unsigned, unsigned> ReduceOpcodeMap;
|
||||
|
||||
bool ReduceLoadStore(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
const ReduceEntry &Entry);
|
||||
|
||||
bool ReduceSpecial(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
const ReduceEntry &Entry, bool LiveCPSR);
|
||||
|
||||
/// ReduceTo2Addr - Reduce a 32-bit instruction to a 16-bit two-address
|
||||
/// instruction.
|
||||
bool ReduceTo2Addr(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
@ -161,6 +185,114 @@ static bool VerifyPredAndCC(MachineInstr *MI, const ReduceEntry &Entry,
|
||||
return true;
|
||||
}
|
||||
|
||||
bool
|
||||
Thumb2SizeReduce::ReduceLoadStore(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
const ReduceEntry &Entry) {
|
||||
unsigned Scale = 1;
|
||||
bool HasImmOffset = false;
|
||||
bool HasShift = false;
|
||||
switch (Entry.WideOpc) {
|
||||
default:
|
||||
llvm_unreachable("Unexpected Thumb2 load / store opcode!");
|
||||
case ARM::t2LDRi12:
|
||||
case ARM::t2STRi12:
|
||||
Scale = 4;
|
||||
HasImmOffset = true;
|
||||
break;
|
||||
case ARM::t2LDRBi12:
|
||||
case ARM::t2STRBi12:
|
||||
HasImmOffset = true;
|
||||
break;
|
||||
case ARM::t2LDRHi12:
|
||||
case ARM::t2STRHi12:
|
||||
Scale = 2;
|
||||
HasImmOffset = true;
|
||||
break;
|
||||
case ARM::t2LDRs:
|
||||
case ARM::t2LDRBs:
|
||||
case ARM::t2LDRHs:
|
||||
case ARM::t2LDRSBs:
|
||||
case ARM::t2LDRSHs:
|
||||
case ARM::t2STRs:
|
||||
case ARM::t2STRBs:
|
||||
case ARM::t2STRHs:
|
||||
HasShift = true;
|
||||
break;
|
||||
}
|
||||
|
||||
unsigned OffsetReg = 0;
|
||||
bool OffsetKill = false;
|
||||
if (HasShift) {
|
||||
OffsetReg = MI->getOperand(2).getReg();
|
||||
OffsetKill = MI->getOperand(2).isKill();
|
||||
if (MI->getOperand(3).getImm())
|
||||
// Thumb1 addressing mode doesn't support shift.
|
||||
return false;
|
||||
}
|
||||
|
||||
unsigned OffsetImm = 0;
|
||||
if (HasImmOffset) {
|
||||
OffsetImm = MI->getOperand(2).getImm();
|
||||
unsigned MaxOffset = ((1 << Entry.Imm1Limit) - 1) * Scale;
|
||||
if ((OffsetImm & (Scale-1)) || OffsetImm > MaxOffset)
|
||||
// Make sure the immediate field fits.
|
||||
return false;
|
||||
}
|
||||
|
||||
// Add the 16-bit load / store instruction.
|
||||
// FIXME: Thumb1 addressing mode encode both immediate and register offset.
|
||||
DebugLoc dl = MI->getDebugLoc();
|
||||
MachineInstrBuilder MIB = BuildMI(MBB, *MI, dl, TII->get(Entry.NarrowOpc1))
|
||||
.addOperand(MI->getOperand(0))
|
||||
.addOperand(MI->getOperand(1));
|
||||
if (Entry.NarrowOpc1 != ARM::tLDRSB && Entry.NarrowOpc1 != ARM::tLDRSH) {
|
||||
// tLDRSB and tLDRSH do not have an immediate offset field. On the other
|
||||
// hand, it must have an offset register.
|
||||
assert(OffsetReg && "Invalid so_reg load / store address!");
|
||||
// FIXME: Remove this special case.
|
||||
MIB.addImm(OffsetImm/Scale);
|
||||
}
|
||||
MIB.addReg(OffsetReg, getKillRegState(OffsetKill));
|
||||
|
||||
// Transfer the rest of operands.
|
||||
unsigned OpNum = HasShift ? 4 : 3;
|
||||
for (unsigned e = MI->getNumOperands(); OpNum != e; ++OpNum)
|
||||
MIB.addOperand(MI->getOperand(OpNum));
|
||||
|
||||
DOUT << "Converted 32-bit: " << *MI << " to 16-bit: " << *MIB;
|
||||
|
||||
MBB.erase(MI);
|
||||
++NumLdSts;
|
||||
return true;
|
||||
}
|
||||
|
||||
static bool VerifyLowRegs(MachineInstr *MI, const TargetInstrDesc &TID) {
|
||||
for (unsigned i = 0, e = TID.getNumOperands(); i != e; ++i) {
|
||||
const MachineOperand &MO = MI->getOperand(i);
|
||||
if (!MO.isReg())
|
||||
continue;
|
||||
unsigned Reg = MO.getReg();
|
||||
if (Reg == 0 || Reg == ARM::CPSR)
|
||||
continue;
|
||||
if (!isARMLowRegister(Reg))
|
||||
return false;
|
||||
}
|
||||
return true;
|
||||
}
|
||||
|
||||
bool
|
||||
Thumb2SizeReduce::ReduceSpecial(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
const ReduceEntry &Entry,
|
||||
bool LiveCPSR) {
|
||||
const TargetInstrDesc &TID = MI->getDesc();
|
||||
if (Entry.LowRegs1 && !VerifyLowRegs(MI, TID))
|
||||
return false;
|
||||
|
||||
if (TID.mayLoad() || TID.mayStore())
|
||||
return ReduceLoadStore(MBB, MI, Entry);
|
||||
return false;
|
||||
}
|
||||
|
||||
bool
|
||||
Thumb2SizeReduce::ReduceTo2Addr(MachineBasicBlock &MBB, MachineInstr *MI,
|
||||
const ReduceEntry &Entry,
|
||||
@ -353,8 +485,14 @@ bool Thumb2SizeReduce::ReduceMBB(MachineBasicBlock &MBB) {
|
||||
if (OPI != ReduceOpcodeMap.end()) {
|
||||
const ReduceEntry &Entry = ReduceTable[OPI->second];
|
||||
// Ignore "special" cases for now.
|
||||
if (Entry.Special)
|
||||
if (Entry.Special) {
|
||||
if (ReduceSpecial(MBB, MI, Entry, LiveCPSR)) {
|
||||
Modified = true;
|
||||
MachineBasicBlock::iterator I = prior(NextMII);
|
||||
MI = &*I;
|
||||
}
|
||||
goto ProcessNext;
|
||||
}
|
||||
|
||||
// Try to transform to a 16-bit two-address instruction.
|
||||
if (Entry.NarrowOpc2 && ReduceTo2Addr(MBB, MI, Entry, LiveCPSR)) {
|
||||
|
||||
Loading…
Reference in New Issue
Block a user