RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-01 13:11:39 +01:00
Code Issues Projects Releases Wiki Activity

R600/SI: SI support for 64bit ConstantFP

Browse Source 
Patch by: Niels Ole Salscheider

Reviewed-by: Tom Stellard <thomas.stellard@amd.com>
llvm-svn: 186178
This commit is contained in:
Tom Stellard 2013-07-12 18:15:02 +00:00
parent 8b6f62dcb2
commit 43c1f3d80d
3 changed files with 31 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/R600/SIInstrInfo.td
View File

@ -21,11 +21,23 @@ def LO32 : SDNodeXForm<imm, [{
return CurDAG->getTargetConstant(N->getZExtValue() & 0xffffffff, MVT::i32);
}]>;
def LO32f : SDNodeXForm<fpimm, [{
uint64_t val = N->getValueAPF().bitcastToAPInt().getZExtValue() & 0xffffffff;
float *fval = reinterpret_cast<float *>(&val);
return CurDAG->getTargetConstantFP(*fval, MVT::f32);
}]>;
// Transformation function, extract the upper 32bit of a 64bit immediate
def HI32 : SDNodeXForm<imm, [{
return CurDAG->getTargetConstant(N->getZExtValue() >> 32, MVT::i32);
}]>;
def HI32f : SDNodeXForm<fpimm, [{
uint64_t val = N->getValueAPF().bitcastToAPInt().getZExtValue() >> 32;
float *fval = reinterpret_cast<float *>(&val);
return CurDAG->getTargetConstantFP(*fval, MVT::f32);
}]>;
def IMM8bitDWORD : ImmLeaf <
i32, [{
return (Imm & ~0x3FC) == 0;

7
lib/Target/R600/SIInstructions.td
View File

@ -1509,6 +1509,13 @@ def : Pat <
(S_MOV_B32 (i32 (HI32 imm:$imm))), sub1)
>;
def : Pat <
(f64 fpimm:$imm),
(INSERT_SUBREG (INSERT_SUBREG (f64 (IMPLICIT_DEF)),
(V_MOV_B32_e32 (f32 (LO32f fpimm:$imm))), sub0),
(V_MOV_B32_e32 (f32 (HI32f fpimm:$imm))), sub1)
>;
/********** ===================== **********/
/********** Interpolation Paterns **********/
/********** ===================== **********/

12
test/CodeGen/R600/fconst64.ll Normal file
View File

@ -0,0 +1,12 @@
; RUN: llc < %s -march=r600 -mcpu=tahiti | FileCheck %s
; CHECK: @fconst_f64
; CHECK: V_MOV_B32_e32 {{VGPR[0-9]+}}, 0.000000e+00
; CHECK-NEXT: V_MOV_B32_e32 {{VGPR[0-9]+}}, 2.312500e+00
define void @fconst_f64(double addrspace(1)* %out, double addrspace(1)* %in) {
%r1 = load double addrspace(1)* %in
%r2 = fadd double %r1, 5.000000e+00
store double %r2, double addrspace(1)* %out
ret void
}