RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

fix rdar://8407548, I missed the commuted form of xchg/test without a suffix.

Browse Source 
llvm-svn: 113427
This commit is contained in:
Chris Lattner 2010-09-08 22:27:05 +00:00
parent 7e0932fb43
commit 43c86a062c
2 changed files with 10 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@ -850,7 +850,8 @@ ParseInstruction(StringRef Name, SMLoc NameLoc,
// The assembler accepts "xchgX <reg>, <mem>" and "xchgX <mem>, <reg>" as
// synonyms. Our tables only have the "<reg>, <mem>" form, so if we see the
// other operand order, swap them.
if (Name == "xchgb" || Name == "xchgw" || Name == "xchgl" || Name == "xchgq")
if (Name == "xchgb" || Name == "xchgw" || Name == "xchgl" || Name == "xchgq"||
Name == "xchg")
if (Operands.size() == 3 &&
static_cast<X86Operand*>(Operands[1])->isMem() &&
static_cast<X86Operand*>(Operands[2])->isReg()) {
@ -860,7 +861,8 @@ ParseInstruction(StringRef Name, SMLoc NameLoc,
// The assembler accepts "testX <reg>, <mem>" and "testX <mem>, <reg>" as
// synonyms. Our tables only have the "<mem>, <reg>" form, so if we see the
// other operand order, swap them.
if (Name == "testb" || Name == "testw" || Name == "testl" || Name == "testq")
if (Name == "testb" || Name == "testw" || Name == "testl" || Name == "testq"||
Name == "test")
if (Operands.size() == 3 &&
static_cast<X86Operand*>(Operands[1])->isReg() &&
static_cast<X86Operand*>(Operands[2])->isMem()) {

6
test/MC/AsmParser/X86/x86_64-new-encoder.s
View File

@ -174,6 +174,12 @@ xchgl 368(%rax),%ecx
xchgl %ecx, 368(%rax)
// CHECK: xchgl %ecx, 368(%rax)
// rdar://8407548
xchg 0xdeadbeef(%rbx,%rcx,8),%bl
// CHECK: xchgb %bl, 3735928559(%rbx,%rcx,8)
// PR7254
lock incl 1(%rsp)
// CHECK: lock