RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

Mostly rewrite RegAllocFast.

Browse Source 
Sorry for the big change. The path leading up to this patch had some TableGen
changes that I didn't want to commit before I knew they were useful. They
weren't, and this version does not need them.

The fast register allocator now does no liveness calculations. Instead it relies
on kill flags provided by isel. (Currently those kill flags are also ignored due
to isel bugs). The allocation algorithm is supposed to work with any subset of
valid kill flags. More kill flags simply means fewer spills inserted.

Registers are allocated from a working set that contains no aliases. That means
most allocations can be done directly without expensive alias checks. When the
working set runs out of registers we do the full alias check to find new free
registers.

llvm-svn: 103488
This commit is contained in:
Jakob Stoklund Olesen 2010-05-11 18:54:45 +00:00
parent 259488cf67
commit 442e38c4de
3 changed files with 489 additions and 719 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1201
lib/CodeGen/RegAllocFast.cpp
View File

File diff suppressed because it is too large Load Diff

4
test/CodeGen/X86/2010-05-05-LocalAllocEarlyClobber.ll
View File

@ -1,6 +1,6 @@
; RUN: llc < %s -O0 -regalloc=local | FileCheck %s
; RUN-XFAIL: llc < %s -O0 -regalloc=local | FileCheck %s
; RUN: llc < %s -O0 -regalloc=fast | FileCheck %s
; PR6520
; XFAIL: *
target datalayout = "e-p:32:32:32-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:64:64-v128:128:128-a0:0:64-f80:128:128-n8:16:32"
target triple = "i386-apple-darwin10.0.0"

3
test/CodeGen/X86/2010-05-06-LocalInlineAsmClobber.ll
View File

@ -1,4 +1,5 @@
; RUN: llc -regalloc=local %s -o /dev/null
; RUN: llc -regalloc=local %s -o %t
; RUN: llc -regalloc=fast %s -o %t
; PR7066
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64"