mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-25 12:12:47 +01:00
AMDGPU: Promote signext/zeroext i16 shader returns
This makes them consistent with all the other return convention handling. If we don't do this, we lose the sext/zext flag if treated as a full assignment, which complicates a future GlobalISel patch.
This commit is contained in:
parent
57c0d2e25b
commit
450c66a2d7
@ -107,6 +107,7 @@ def CC_SI_SHADER : CallingConv<[
|
||||
]>;
|
||||
|
||||
def RetCC_SI_Shader : CallingConv<[
|
||||
CCIfType<[i1, i16], CCIfExtend<CCPromoteToType<i32>>>,
|
||||
CCIfType<[i32, i16] , CCAssignToReg<[
|
||||
SGPR0, SGPR1, SGPR2, SGPR3, SGPR4, SGPR5, SGPR6, SGPR7,
|
||||
SGPR8, SGPR9, SGPR10, SGPR11, SGPR12, SGPR13, SGPR14, SGPR15,
|
||||
|
Loading…
Reference in New Issue
Block a user