RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-26 12:43:36 +01:00
Code Issues Projects Releases Wiki Activity

Add FastISel support for floating-point operations.

Browse Source 
llvm-svn: 55021
This commit is contained in:
Dan Gohman 2008-08-20 00:23:20 +00:00
parent ce636764de
commit 455abe7436
2 changed files with 30 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
lib/CodeGen/SelectionDAG/FastISel.cpp
View File

@ -36,6 +36,7 @@ bool FastISel::SelectBinaryOp(Instruction *I, ISD::NodeType ISDOpcode,
// the given ISD opcode and type. Halt "fast" selection and bail. // the given ISD opcode and type. Halt "fast" selection and bail.
return false; return false;
// We successfully emitted code for the given LLVM Instruction.
ValueMap[I] = ResultReg; ValueMap[I] = ResultReg;
return true; return true;
} }
@ -53,12 +54,18 @@ FastISel::SelectInstructions(BasicBlock::iterator Begin, BasicBlock::iterator En
for (; I != End; ++I) { for (; I != End; ++I) {
switch (I->getOpcode()) { switch (I->getOpcode()) {
case Instruction::Add: case Instruction::Add: {
if (!SelectBinaryOp(I, ISD::ADD, ValueMap)) return I; break; ISD::NodeType Opc = I->getType()->isFPOrFPVector() ? ISD::FADD : ISD::ADD;
case Instruction::Sub: if (!SelectBinaryOp(I, Opc, ValueMap)) return I; break;
if (!SelectBinaryOp(I, ISD::SUB, ValueMap)) return I; break; }
case Instruction::Mul: case Instruction::Sub: {
if (!SelectBinaryOp(I, ISD::MUL, ValueMap)) return I; break; ISD::NodeType Opc = I->getType()->isFPOrFPVector() ? ISD::FSUB : ISD::SUB;
if (!SelectBinaryOp(I, Opc, ValueMap)) return I; break;
}
case Instruction::Mul: {
ISD::NodeType Opc = I->getType()->isFPOrFPVector() ? ISD::FMUL : ISD::MUL;
if (!SelectBinaryOp(I, Opc, ValueMap)) return I; break;
}
case Instruction::SDiv: case Instruction::SDiv:
if (!SelectBinaryOp(I, ISD::SDIV, ValueMap)) return I; break; if (!SelectBinaryOp(I, ISD::SDIV, ValueMap)) return I; break;
case Instruction::UDiv: case Instruction::UDiv:

18
test/CodeGen/X86/fast-isel.ll
View File

@ -1,4 +1,4 @@
; RUN: llvm-as < %s | llc -fast-isel | grep add | count 1 ; RUN: llvm-as < %s | llc -fast-isel
; This tests very minimal fast-isel functionality. ; This tests very minimal fast-isel functionality.
@ -21,3 +21,19 @@ exit:
ret i32 %t5 ret i32 %t5
} }
define double @bar(double* %p, double* %q) {
entry:
%r = load double* %p
%s = load double* %q
br label %fast
fast:
%t0 = add double %r, %s
%t1 = mul double %t0, %s
%t2 = sub double %t1, %s
br label %exit
exit:
ret double %t2
}