RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

[X86] Regenerate known bits test

Browse Source 
llvm-svn: 284306
This commit is contained in:
Simon Pilgrim 2016-10-15 18:56:38 +00:00
parent 865d3464cd
commit 462dbdc955
1 changed files with 18 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
test/CodeGen/X86/computeKnownBits_urem.ll
View File

@ -1,5 +1,21 @@
; RUN: llc -mtriple=x86_64-linux < %s | FileCheck %s
define i32 @main() #0 {
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-linux | FileCheck %s --check-prefix=X86
; RUN: llc < %s -mtriple=x86_64-linux | FileCheck %s --check-prefix=X64
define i32 @main() nounwind {
; X86-LABEL: main:
; X86: # BB#0: # %entry
; X86-NEXT: pushl %eax
; X86-NEXT: movl $1, (%esp)
; X86-NEXT: movl $1, %eax
; X86-NEXT: popl %ecx
; X86-NEXT: retl
;
; X64-LABEL: main:
; X64: # BB#0: # %entry
; X64-NEXT: movl $1, -{{[0-9]+}}(%rsp)
; X64-NEXT: movl $1, %eax
; X64-NEXT: retq
entry:
%a = alloca i32, align 4
store i32 1, i32* %a, align 4
@ -10,5 +26,3 @@ entry:
%add = add i32 %rem, 1
ret i32 %add
}
; CHECK: $1, %eax
; CHECK-NEXT: retq