1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-20 19:42:54 +02:00

PowerPC instruction definitions use LittleEndian-style encoding [0..31]

llvm-svn: 16977
This commit is contained in:
Misha Brukman 2004-10-14 05:54:38 +00:00
parent 628b2ba095
commit 47c2236ae9
3 changed files with 6 additions and 0 deletions

View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC32 : Target {

View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PPC64 : Target {

View File

@ -27,6 +27,8 @@ def PowerPCInstrInfo : InstrInfo {
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type",
"Arg3Type", "Arg4Type", "VMX", "PPC64"];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1;
}
def PowerPC : Target {