RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 18:42:46 +02:00
Code Issues Projects Releases Wiki Activity

Simplify RegAllocGreedy's use of register aliases.

Browse Source 
llvm-svn: 121807
This commit is contained in:
Jakob Stoklund Olesen 2010-12-14 23:38:19 +00:00
parent 7ee6f83da1
commit 48800c9689
1 changed files with 4 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
lib/CodeGen/RegAllocGreedy.cpp
View File

@ -154,11 +154,8 @@ float RAGreedy::getPriority(LiveInterval *LI) {
// Check interference without using the cache.
bool RAGreedy::checkUncachedInterference(LiveInterval &VirtReg,
unsigned PhysReg) {
LiveIntervalUnion::Query subQ(&VirtReg, &PhysReg2LiveUnion[PhysReg]);
if (subQ.checkInterference())
return true;
for (const unsigned *AliasI = TRI->getAliasSet(PhysReg); *AliasI; ++AliasI) {
subQ.init(&VirtReg, &PhysReg2LiveUnion[*AliasI]);
for (const unsigned *AliasI = TRI->getOverlaps(PhysReg); *AliasI; ++AliasI) {
LiveIntervalUnion::Query subQ(&VirtReg, &PhysReg2LiveUnion[*AliasI]);
if (subQ.checkInterference())
return true;
}
@ -170,19 +167,9 @@ bool RAGreedy::checkUncachedInterference(LiveInterval &VirtReg,
/// interfering.
LiveInterval *RAGreedy::getSingleInterference(LiveInterval &VirtReg,
unsigned PhysReg) {
// Check physreg and aliases.
LiveInterval *Interference = 0;
// Check direct interferences.
LiveIntervalUnion::Query &Q = query(VirtReg, PhysReg);
if (Q.checkInterference()) {
Q.collectInterferingVRegs(1);
if (!Q.seenAllInterferences())
return 0;
Interference = Q.interferingVRegs().front();
}
// Check aliases.
for (const unsigned *AliasI = TRI->getAliasSet(PhysReg); *AliasI; ++AliasI) {
for (const unsigned *AliasI = TRI->getOverlaps(PhysReg); *AliasI; ++AliasI) {
LiveIntervalUnion::Query &Q = query(VirtReg, *AliasI);
if (Q.checkInterference()) {
if (Interference)