mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 11:02:59 +02:00
[X86] Remove 'Requires' from instructions with no patterns. NFC
llvm-svn: 317541
This commit is contained in:
parent
602b7dd6d5
commit
49531839f0
@ -1514,8 +1514,7 @@ let mayLoad = 1 in
|
||||
def VCVTSD2SSrm : I<0x5A, MRMSrcMem, (outs FR32:$dst),
|
||||
(ins FR32:$src1, f64mem:$src2),
|
||||
"vcvtsd2ss\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
||||
[], IIC_SSE_CVT_Scalar_RM>,
|
||||
XD, Requires<[HasAVX, OptForSize]>, VEX_4V, VEX_LIG,
|
||||
[], IIC_SSE_CVT_Scalar_RM>, XD, VEX_4V, VEX_LIG,
|
||||
Sched<[WriteCvtF2FLd, ReadAfterLd]>, VEX_WIG, NotMemoryFoldable;
|
||||
}
|
||||
|
||||
@ -1574,15 +1573,13 @@ let hasSideEffects = 0, Predicates = [UseAVX] in {
|
||||
def VCVTSS2SDrr : I<0x5A, MRMSrcReg, (outs FR64:$dst),
|
||||
(ins FR64:$src1, FR32:$src2),
|
||||
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
||||
[], IIC_SSE_CVT_Scalar_RR>,
|
||||
XS, Requires<[HasAVX]>, VEX_4V, VEX_LIG,
|
||||
[], IIC_SSE_CVT_Scalar_RR>, XS, VEX_4V, VEX_LIG,
|
||||
Sched<[WriteCvtF2F]>, VEX_WIG, NotMemoryFoldable;
|
||||
let mayLoad = 1 in
|
||||
def VCVTSS2SDrm : I<0x5A, MRMSrcMem, (outs FR64:$dst),
|
||||
(ins FR64:$src1, f32mem:$src2),
|
||||
"vcvtss2sd\t{$src2, $src1, $dst|$dst, $src1, $src2}",
|
||||
[], IIC_SSE_CVT_Scalar_RM>,
|
||||
XS, VEX_4V, VEX_LIG, Requires<[HasAVX, OptForSize]>,
|
||||
[], IIC_SSE_CVT_Scalar_RM>, XS, VEX_4V, VEX_LIG,
|
||||
Sched<[WriteCvtF2FLd, ReadAfterLd]>, VEX_WIG, NotMemoryFoldable;
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user