RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

[RISCV] MC layer support for the standard RV64M instruction set extension

Browse Source 
llvm-svn: 320026
This commit is contained in:
Alex Bradbury 2017-12-07 10:56:07 +00:00
parent 2fdb544e39
commit 4995e64c40
3 changed files with 37 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/RISCV/RISCVInstrInfoM.td
View File

@ -26,3 +26,11 @@ def DIVU : ALU_rr<0b0000001, 0b101, "divu">;
def REM : ALU_rr<0b0000001, 0b110, "rem">;
def REMU : ALU_rr<0b0000001, 0b111, "remu">;
} // Predicates = [HasStdExtM]
let Predicates = [HasStdExtM, IsRV64] in {
def MULW : ALUW_rr<0b0000001, 0b000, "mulw">;
def DIVW : ALUW_rr<0b0000001, 0b100, "divw">;
def DIVUW : ALUW_rr<0b0000001, 0b101, "divuw">;
def REMW : ALUW_rr<0b0000001, 0b110, "remw">;
def REMUW : ALUW_rr<0b0000001, 0b111, "remuw">;
} // Predicates = [HasStdExtM, IsRV64]

9
test/MC/RISCV/rv32m-invalid.s Normal file
View File

@ -0,0 +1,9 @@
# RUN: not llvm-mc -triple riscv32 -mattr=+m < %s 2>&1 | FileCheck %s
# RV64M instructions can't be used for RV32
mulw ra, sp, gp # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled
divw tp, t0, t1 # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled
divuw t2, s0, s2 # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled
remw a0, a1, a2 # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled
remuw a3, a4, a5 # CHECK: :[[@LINE]]:1: error: instruction use requires an option to be enabled

20
test/MC/RISCV/rv64m-valid.s Normal file
View File

@ -0,0 +1,20 @@
# RUN: llvm-mc %s -triple=riscv64 -mattr=+m -show-encoding \
# RUN: | FileCheck -check-prefixes=CHECK,CHECK-INST %s
# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+m < %s \
# RUN: | llvm-objdump -mattr=+m -d - | FileCheck -check-prefix=CHECK-INST %s
# CHECK-INST: mulw ra, sp, gp
# CHECK: encoding: [0xbb,0x00,0x31,0x02]
mulw ra, sp, gp
# CHECK-INST: divw tp, t0, t1
# CHECK: encoding: [0x3b,0xc2,0x62,0x02]
divw tp, t0, t1
# CHECK-INST: divuw t2, s0, s2
# CHECK: encoding: [0xbb,0x53,0x24,0x03]
divuw t2, s0, s2
# CHECK-INST: remw a0, a1, a2
# CHECK: encoding: [0x3b,0xe5,0xc5,0x02]
remw a0, a1, a2
# CHECK-INST: remuw a3, a4, a5
# CHECK: encoding: [0xbb,0x76,0xf7,0x02]
remuw a3, a4, a5