mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
ARM vqdmlal assembly parsing for the lane index operand.
llvm-svn: 142365
This commit is contained in:
parent
5cc37c406d
commit
4a138cb8d9
@ -2265,9 +2265,9 @@ class N3VLInt3SL16<bit op24, bits<2> op21_20, bits<4> op11_8,
|
||||
ValueType ResTy, ValueType OpTy, Intrinsic IntOp>
|
||||
: N3VLane16<op24, 1, op21_20, op11_8, 1, 0,
|
||||
(outs QPR:$Vd),
|
||||
(ins QPR:$src1, DPR:$Vn, DPR_8:$Vm, nohash_imm:$lane),
|
||||
(ins QPR:$src1, DPR:$Vn, DPR_8:$Vm, VectorIndex16:$lane),
|
||||
NVMulSLFrm, itin,
|
||||
OpcodeStr, Dt, "$Vd, $Vn, $Vm[$lane]", "$src1 = $Vd",
|
||||
OpcodeStr, Dt, "$Vd, $Vn, $Vm$lane", "$src1 = $Vd",
|
||||
[(set (ResTy QPR:$Vd),
|
||||
(ResTy (IntOp (ResTy QPR:$src1),
|
||||
(OpTy DPR:$Vn),
|
||||
|
Loading…
Reference in New Issue
Block a user