mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
ARM64: assert if we see i64 -> i64 extend in the DAG.
Should be no change in behaviour, but it makes the intended functionality a bit clearer and means we only have to reason about real extend operations. llvm-svn: 209409
This commit is contained in:
parent
c8bed61f8e
commit
4a735cd304
@ -369,8 +369,7 @@ getExtendTypeForNode(SDValue N, bool IsLoadStore = false) {
|
||||
return ARM64_AM::SXTH;
|
||||
else if (SrcVT == MVT::i32)
|
||||
return ARM64_AM::SXTW;
|
||||
else if (SrcVT == MVT::i64)
|
||||
return ARM64_AM::SXTX;
|
||||
assert(SrcVT != MVT::i64 && "extend from 64-bits?");
|
||||
|
||||
return ARM64_AM::InvalidShiftExtend;
|
||||
} else if (N.getOpcode() == ISD::ZERO_EXTEND ||
|
||||
@ -382,8 +381,7 @@ getExtendTypeForNode(SDValue N, bool IsLoadStore = false) {
|
||||
return ARM64_AM::UXTH;
|
||||
else if (SrcVT == MVT::i32)
|
||||
return ARM64_AM::UXTW;
|
||||
else if (SrcVT == MVT::i64)
|
||||
return ARM64_AM::UXTX;
|
||||
assert(SrcVT != MVT::i64 && "extend from 64-bits?");
|
||||
|
||||
return ARM64_AM::InvalidShiftExtend;
|
||||
} else if (N.getOpcode() == ISD::AND) {
|
||||
|
Loading…
Reference in New Issue
Block a user