mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 11:42:57 +01:00
commuteInstr() can now commute non-ssa machine instrs.
llvm-svn: 47043
This commit is contained in:
parent
95894280dc
commit
4b37f5ff05
@ -23,8 +23,17 @@ MachineInstr *TargetInstrInfoImpl::commuteInstruction(MachineInstr *MI) const {
|
||||
"This only knows how to commute register operands so far");
|
||||
unsigned Reg1 = MI->getOperand(1).getReg();
|
||||
unsigned Reg2 = MI->getOperand(2).getReg();
|
||||
MachineOperand &MO = MI->getOperand(0);
|
||||
bool UpdateReg0 = MO.isReg() && MO.getReg() == Reg1;
|
||||
bool Reg1IsKill = MI->getOperand(1).isKill();
|
||||
bool Reg2IsKill = MI->getOperand(2).isKill();
|
||||
if (UpdateReg0) {
|
||||
// Must be two address instruction!
|
||||
assert(MI->getDesc().getOperandConstraint(0, TOI::TIED_TO) &&
|
||||
"Expecting a two-address instruction!");
|
||||
Reg2IsKill = false;
|
||||
MI->getOperand(0).setReg(Reg2);
|
||||
}
|
||||
MI->getOperand(2).setReg(Reg1);
|
||||
MI->getOperand(1).setReg(Reg2);
|
||||
MI->getOperand(2).setIsKill(Reg1IsKill);
|
||||
|
@ -147,10 +147,20 @@ MachineInstr *PPCInstrInfo::commuteInstruction(MachineInstr *MI) const {
|
||||
// Op0 = (Op2 & ~M) | (Op1 & M)
|
||||
|
||||
// Swap op1/op2
|
||||
unsigned Reg0 = MI->getOperand(0).getReg();
|
||||
unsigned Reg1 = MI->getOperand(1).getReg();
|
||||
unsigned Reg2 = MI->getOperand(2).getReg();
|
||||
bool Reg1IsKill = MI->getOperand(1).isKill();
|
||||
bool Reg2IsKill = MI->getOperand(2).isKill();
|
||||
// If machine instrs are no longer in two-address forms, update
|
||||
// destination register as well.
|
||||
if (Reg0 == Reg1) {
|
||||
// Must be two address instruction!
|
||||
assert(MI->getDesc().getOperandConstraint(0, TOI::TIED_TO) &&
|
||||
"Expecting a two-address instruction!");
|
||||
MI->getOperand(0).setReg(Reg2);
|
||||
Reg2IsKill = false;
|
||||
}
|
||||
MI->getOperand(2).setReg(Reg1);
|
||||
MI->getOperand(1).setReg(Reg2);
|
||||
MI->getOperand(2).setIsKill(Reg1IsKill);
|
||||
|
@ -1055,6 +1055,15 @@ MachineInstr *X86InstrInfo::commuteInstruction(MachineInstr *MI) const {
|
||||
unsigned C = MI->getOperand(2).getReg();
|
||||
bool BisKill = MI->getOperand(1).isKill();
|
||||
bool CisKill = MI->getOperand(2).isKill();
|
||||
// If machine instrs are no longer in two-address forms, update
|
||||
// destination register as well.
|
||||
if (A == B) {
|
||||
// Must be two address instruction!
|
||||
assert(MI->getDesc().getOperandConstraint(0, TOI::TIED_TO) &&
|
||||
"Expecting a two-address instruction!");
|
||||
A = C;
|
||||
CisKill = false;
|
||||
}
|
||||
return BuildMI(get(Opc), A).addReg(C, false, false, CisKill)
|
||||
.addReg(B, false, false, BisKill).addImm(Size-Amt);
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user