RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

tBcc is OK to be predicated in Thumb2 outside of IT blocks (obviously).

Browse Source 
llvm-svn: 138873
This commit is contained in:
Jim Grosbach 2011-08-31 18:29:05 +00:00
parent 8ae6a88723
commit 4dddfb237c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/AsmParser/ARMAsmParser.cpp
View File

@ -3337,10 +3337,10 @@ validateInstruction(MCInst &Inst,
"', but expected '" +
ARMCondCodeToString(ARMCC::CondCodes(ITCond)) + "'");
}
// Check for non-'al' condition codes outside of the IT block.
// Check for non-'al' condition codes outside of the IT block.
} else if (isThumbTwo() && MCID.isPredicable() &&
Inst.getOperand(MCID.findFirstPredOperandIdx()).getImm() !=
ARMCC::AL)
ARMCC::AL && Inst.getOpcode() != ARM::tBcc)
return Error(Loc, "predicated instructions must be in IT block");
switch (Inst.getOpcode()) {