mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-02-01 05:01:59 +01:00
Implement the arm 'L' asm modifier.
Part of rdar://9119939 llvm-svn: 132024
This commit is contained in:
parent
a6d7ccb170
commit
4f193f9555
@ -415,13 +415,17 @@ bool ARMAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
|
||||
(((Reg % 2) == 1) ? "[0]" : "[1]");
|
||||
return false;
|
||||
}
|
||||
// Fallthrough to unsupported.
|
||||
return true;
|
||||
case 'B': // Bitwise inverse of integer or symbol without a preceding #.
|
||||
if (!MI->getOperand(OpNum).isImm())
|
||||
return true;
|
||||
O << ~(MI->getOperand(OpNum).getImm());
|
||||
return false;
|
||||
case 'L': // The low 16 bits of an immediate constant.
|
||||
if (!MI->getOperand(OpNum).isImm())
|
||||
return true;
|
||||
O << (MI->getOperand(OpNum).getImm() & 0xffff);
|
||||
return false;
|
||||
case 'm': // The base register of a memory operand.
|
||||
case 'M': // A register range suitable for LDM/STM.
|
||||
case 'p': // The high single-precision register of a VFP double-precision
|
||||
|
@ -21,3 +21,11 @@ entry:
|
||||
call void asm sideeffect ".word ${0:B} \0A\09", "i"(i32 0) nounwind, !srcloc !0
|
||||
ret void
|
||||
}
|
||||
|
||||
define void @f1() nounwind ssp {
|
||||
entry:
|
||||
; CHECK: f1
|
||||
; CHECK: .word 65535
|
||||
call void asm sideeffect ".word ${0:L} \0A\09", "i"(i32 -1) nounwind, !srcloc !0
|
||||
ret void
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user