RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 19:23:23 +01:00
Code Issues Projects Releases Wiki Activity

AArch64: Set shift bit of TLSLE HI12 add instruction

Browse Source 
Summary: AArch64 LLVM assembler emits add instruction without shift bit to calculate the higher 12-bit address of TLS variables in local exec model.  This generates wrong code sequence to access TLS variables with thread offset larger than 0x1000.

Reviewers: t.p.northover, peter.smith, rovka

Subscribers: salim.nasser, aemerson, llvm-commits, rengolin

Differential Revision: https://reviews.llvm.org/D24702

llvm-svn: 282661
This commit is contained in:
Lei Liu 2016-09-29 01:05:48 +00:00
parent b03aad567a
commit 51c8520dd3
2 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
lib/Target/AArch64/MCTargetDesc/AArch64MCCodeEmitter.cpp
View File

@ -263,6 +263,14 @@ AArch64MCCodeEmitter::getAddSubImmOpValue(const MCInst &MI, unsigned OpIdx,
++MCNumFixups;
// Set the shift bit of the add instruction for relocation types
// R_AARCH64_TLSLE_ADD_TPREL_HI12 and R_AARCH64_TLSLD_ADD_DTPREL_HI12.
if (const AArch64MCExpr *A64E = dyn_cast<AArch64MCExpr>(Expr)) {
AArch64MCExpr::VariantKind RefKind = A64E->getKind();
if (RefKind == AArch64MCExpr::VK_TPREL_HI12 ||
RefKind == AArch64MCExpr::VK_DTPREL_HI12)
ShiftVal = 12;
}
return ShiftVal == 0 ? 0 : (1 << ShiftVal);
}

12
test/MC/AArch64/tls-add-shift.s Normal file
View File

@ -0,0 +1,12 @@
// RUN: llvm-mc -triple=aarch64-none-linux-gnu -filetype=obj < %s -o - | \
// RUN: llvm-objdump -r -d - | FileCheck %s
// TLS add TPREL
add x2, x1, #:tprel_hi12:var
// CHECK: add x2, x1, #0, lsl #12
// CHECK-NEXT: R_AARCH64_TLSLE_ADD_TPREL_HI12 var
// TLS add DTPREL
add x4, x3, #:dtprel_hi12:var
// CHECK: add x4, x3, #0, lsl #12
// CHECK-NEXT: R_AARCH64_TLSLD_ADD_DTPREL_HI12 var