RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 10:42:39 +01:00
Code Issues Projects Releases Wiki Activity

[AMDGPU] Set VOP3P flag on Real instructions

Browse Source 
This does not affect codegen but might benefit llvm-mca.
This commit is contained in:
Jay Foad 2021-06-16 14:29:36 +01:00
parent 0a8120a8f5
commit 53635563ca
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/AMDGPU/VOP3PInstructions.td
View File

@ -504,6 +504,7 @@ multiclass VOP3P_Real_vi<bits<7> op> {
VOP3Pe <op, !cast<VOP3_Pseudo>(NAME).Pfl> {
let AssemblerPredicate = HasVOP3PInsts;
let DecoderNamespace = "GFX8";
let VOP3P = 1;
}
}
@ -646,12 +647,12 @@ let SubtargetPredicate = HasPackedFP32Ops in {
// GFX10.
//===----------------------------------------------------------------------===//
let AssemblerPredicate = isGFX10Plus, DecoderNamespace = "GFX10" in {
let AssemblerPredicate = isGFX10Plus, DecoderNamespace = "GFX10", VOP3P = 1 in {
multiclass VOP3P_Real_gfx10<bits<7> op> {
def _gfx10 : VOP3P_Real<!cast<VOP3P_Pseudo>(NAME), SIEncodingFamily.GFX10>,
VOP3Pe_gfx10 <op, !cast<VOP3P_Pseudo>(NAME).Pfl>;
}
} // End AssemblerPredicate = isGFX10Plus, DecoderNamespace = "GFX10"
} // End AssemblerPredicate = isGFX10Plus, DecoderNamespace = "GFX10", VOP3P = 1
defm V_PK_MAD_I16 : VOP3P_Real_gfx10<0x00>;
defm V_PK_MUL_LO_U16 : VOP3P_Real_gfx10<0x01>;