mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-20 03:23:01 +02:00
Get rid of a couple of unnecessary getOpcode calls.
llvm-svn: 77035
This commit is contained in:
parent
13aabe2ba4
commit
5468ef5230
@ -88,7 +88,7 @@ Thumb2InstrInfo::copyRegToReg(MachineBasicBlock &MBB,
|
|||||||
SrcRC == ARM::tGPRRegisterClass) ||
|
SrcRC == ARM::tGPRRegisterClass) ||
|
||||||
(DestRC == ARM::tGPRRegisterClass &&
|
(DestRC == ARM::tGPRRegisterClass &&
|
||||||
SrcRC == ARM::GPRRegisterClass)) {
|
SrcRC == ARM::GPRRegisterClass)) {
|
||||||
AddDefaultCC(AddDefaultPred(BuildMI(MBB, I, DL, get(getOpcode(ARMII::MOVr)),
|
AddDefaultCC(AddDefaultPred(BuildMI(MBB, I, DL, get(ARM::t2MOVr),
|
||||||
DestReg).addReg(SrcReg)));
|
DestReg).addReg(SrcReg)));
|
||||||
return true;
|
return true;
|
||||||
}
|
}
|
||||||
|
@ -180,7 +180,7 @@ rewriteFrameIndex(MachineInstr &MI, unsigned FrameRegIdx,
|
|||||||
Offset += MI.getOperand(FrameRegIdx+1).getImm();
|
Offset += MI.getOperand(FrameRegIdx+1).getImm();
|
||||||
if (Offset == 0) {
|
if (Offset == 0) {
|
||||||
// Turn it into a move.
|
// Turn it into a move.
|
||||||
MI.setDesc(TII.get(getOpcode(ARMII::MOVr)));
|
MI.setDesc(TII.get(ARM::t2MOVr));
|
||||||
MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false);
|
MI.getOperand(FrameRegIdx).ChangeToRegister(FrameReg, false);
|
||||||
MI.RemoveOperand(FrameRegIdx+1);
|
MI.RemoveOperand(FrameRegIdx+1);
|
||||||
return 0;
|
return 0;
|
||||||
|
Loading…
Reference in New Issue
Block a user