RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Add support for proper handling of H and L constraints

Browse Source 
H -> High part of reg pair.
L -> Low part of reg pair.

Patch by Sundeep Kushwaha.

llvm-svn: 276773
This commit is contained in:
Krzysztof Parzyszek 2016-07-26 17:31:02 +00:00
parent 99fc73cc8c
commit 587906f308
2 changed files with 32 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
lib/Target/Hexagon/HexagonAsmPrinter.cpp
View File

@ -81,7 +81,7 @@ HexagonAsmPrinter::HexagonAsmPrinter(TargetMachine &TM,
: AsmPrinter(TM, std::move(Streamer)), Subtarget(nullptr) {} : AsmPrinter(TM, std::move(Streamer)), Subtarget(nullptr) {}
void HexagonAsmPrinter::printOperand(const MachineInstr *MI, unsigned OpNo, void HexagonAsmPrinter::printOperand(const MachineInstr *MI, unsigned OpNo,
raw_ostream &O) { raw_ostream &O) {
const MachineOperand &MO = MI->getOperand(OpNo); const MachineOperand &MO = MI->getOperand(OpNo);
switch (MO.getType()) { switch (MO.getType()) {
@ -141,14 +141,22 @@ bool HexagonAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNo,
// Hexagon never has a prefix. // Hexagon never has a prefix.
printOperand(MI, OpNo, OS); printOperand(MI, OpNo, OS);
return false; return false;
case 'L': // Write second word of DImode reference. case 'L':
// Verify that this operand has two consecutive registers. case 'H': { // The highest-numbered register of a pair.
if (!MI->getOperand(OpNo).isReg() || const MachineOperand &MO = MI->getOperand(OpNo);
OpNo+1 == MI->getNumOperands() || const MachineFunction &MF = *MI->getParent()->getParent();
!MI->getOperand(OpNo+1).isReg()) const TargetRegisterInfo *TRI = MF.getSubtarget().getRegisterInfo();
if (!MO.isReg())
return true; return true;
++OpNo; // Return the high-part. unsigned RegNumber = MO.getReg();
break; // This should be an assert in the frontend.
if (Hexagon::DoubleRegsRegClass.contains(RegNumber))
RegNumber = TRI->getSubReg(RegNumber, ExtraCode[0] == 'L' ?
Hexagon::subreg_loreg :
Hexagon::subreg_hireg);
OS << HexagonInstPrinter::getRegisterName(RegNumber);
return false;
}
case 'I': case 'I':
// Write 'i' if an integer constant, otherwise nothing. Used to print // Write 'i' if an integer constant, otherwise nothing. Used to print
// addi vs add, etc. // addi vs add, etc.

16
test/CodeGen/Hexagon/inline-asm-hexagon.ll Normal file
View File

@ -0,0 +1,16 @@
; RUN: llc -march=hexagon < %s | FileCheck %s
target triple = "hexagon"
;CHECK: [[REGH:r[0-9]]]:[[REGL:[0-9]]] = memd_locked
;CHECK: HIGH([[REGH]])
;CHECK: LOW(r[[REGL]])
define i32 @fred(i64* %free_list_ptr, i32** %item_ptr, i8** %free_item_ptr) nounwind {
entry:
%free_list_ptr.addr = alloca i64*, align 4
store i64* %free_list_ptr, i64** %free_list_ptr.addr, align 4
%0 = load i32*, i32** %item_ptr, align 4
%1 = call { i64, i32 } asm sideeffect "1: $0 = memd_locked($5)\0A\09 $1 = HIGH(${0:H}) \0A\09 $1 = add($1,#1) \0A\09 memw($6) = LOW(${0:L}) \0A\09 $0 = combine($7,$1) \0A\09 memd_locked($5,p0) = $0 \0A\09 if !p0 jump 1b\0A\09", "=&r,=&r,=*m,=*m,r,r,r,r,*m,*m,~{p0}"(i64** %free_list_ptr.addr, i8** %free_item_ptr, i64 0, i64* %free_list_ptr, i8** %free_item_ptr, i32* %0, i64** %free_list_ptr.addr, i8** %free_item_ptr) nounwind
%asmresult1 = extractvalue { i64, i32 } %1, 1
ret i32 %asmresult1
}