RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity

Added tmp instructions to preserve ssa.

Browse Source 
llvm-svn: 19632
This commit is contained in:
Tanya Lattner 2005-01-17 06:47:26 +00:00
parent 51590b615c
commit 5a10531cf8
1 changed files with 25 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
lib/Target/SparcV9/SparcV9BurgISel.cpp
View File

@ -626,9 +626,13 @@ CreateSETUWConst(uint32_t C,
int32_t sC = (int32_t) C; int32_t sC = (int32_t) C;
bool smallNegValue =isSigned && sC < 0 && sC != -sC && -sC < (int32_t)MAXSIMM; bool smallNegValue =isSigned && sC < 0 && sC != -sC && -sC < (int32_t)MAXSIMM;
//Create TmpInstruction for intermediate values
TmpInstruction *tmpReg;
// Set the high 22 bits in dest if non-zero and simm13 field of OR not enough // Set the high 22 bits in dest if non-zero and simm13 field of OR not enough
if (!smallNegValue && (C & ~MAXLO) && C > MAXSIMM) { if (!smallNegValue && (C & ~MAXLO) && C > MAXSIMM) {
miSETHI = BuildMI(V9::SETHI, 2).addZImm(C).addRegDef(dest); tmpReg = new TmpInstruction(mcfi, PointerType::get(val->getType()), (Instruction*) val);
miSETHI = BuildMI(V9::SETHI, 2).addZImm(C).addRegDef(tmpReg);
miSETHI->getOperand(0).markHi32(); miSETHI->getOperand(0).markHi32();
mvec.push_back(miSETHI); mvec.push_back(miSETHI);
} }
@ -638,7 +642,7 @@ CreateSETUWConst(uint32_t C,
if (miSETHI==NULL || C & MAXLO) { if (miSETHI==NULL || C & MAXLO) {
if (miSETHI) { if (miSETHI) {
// unsigned value with high-order bits set using SETHI // unsigned value with high-order bits set using SETHI
miOR = BuildMI(V9::ORi,3).addReg(dest).addZImm(C).addRegDef(dest); miOR = BuildMI(V9::ORi,3).addReg(tmpReg).addZImm(C).addRegDef(dest);
miOR->getOperand(1).markLo32(); miOR->getOperand(1).markLo32();
} else { } else {
// unsigned or small signed value that fits in simm13 field of OR // unsigned or small signed value that fits in simm13 field of OR
@ -648,6 +652,8 @@ CreateSETUWConst(uint32_t C,
} }
mvec.push_back(miOR); mvec.push_back(miOR);
} }
else
mvec.push_back(BuildMI(V9::ORr,3).addReg(tmpReg).addMReg(SparcV9::g0).addRegDef(dest));
assert((miSETHI || miOR) && "Oops, no code was generated!"); assert((miSETHI || miOR) && "Oops, no code was generated!");
} }
@ -662,13 +668,19 @@ static inline void
CreateSETSWConst(int32_t C, CreateSETSWConst(int32_t C,
Instruction* dest, std::vector<MachineInstr*>& mvec, Instruction* dest, std::vector<MachineInstr*>& mvec,
MachineCodeForInstruction& mcfi, Value* val) { MachineCodeForInstruction& mcfi, Value* val) {
//TmpInstruction for intermediate values
TmpInstruction *tmpReg = new TmpInstruction(mcfi, (Instruction*) val);
// Set the low 32 bits of dest // Set the low 32 bits of dest
CreateSETUWConst((uint32_t) C, dest, mvec, mcfi, val, /*isSigned*/true); CreateSETUWConst((uint32_t) C, tmpReg, mvec, mcfi, val, /*isSigned*/true);
// Sign-extend to the high 32 bits if needed. // Sign-extend to the high 32 bits if needed.
// NOTE: The value C = 0x80000000 is bad: -C == C and so -C is < MAXSIMM // NOTE: The value C = 0x80000000 is bad: -C == C and so -C is < MAXSIMM
if (C < 0 && (C == -C || -C > (int32_t) MAXSIMM)) if (C < 0 && (C == -C || -C > (int32_t) MAXSIMM))
mvec.push_back(BuildMI(V9::SRAi5,3).addReg(dest).addZImm(0).addRegDef(dest)); mvec.push_back(BuildMI(V9::SRAi5,3).addReg(tmpReg).addZImm(0).addRegDef(dest));
else
mvec.push_back(BuildMI(V9::ORr,3).addReg(tmpReg).addMReg(SparcV9::g0).addRegDef(dest));
} }
/// CreateSETXConst - Set a 64-bit signed or unsigned constant in the /// CreateSETXConst - Set a 64-bit signed or unsigned constant in the
@ -689,15 +701,21 @@ CreateSETXConst(uint64_t C,
// Code to set the upper 32 bits of the value in register `tmpReg' // Code to set the upper 32 bits of the value in register `tmpReg'
CreateSETUWConst((C >> 32), tmpReg, mvec, mcfi, val); CreateSETUWConst((C >> 32), tmpReg, mvec, mcfi, val);
//TmpInstruction for intermediate values
TmpInstruction *tmpReg2 = new TmpInstruction(mcfi, (Instruction*) val);
// Shift tmpReg left by 32 bits // Shift tmpReg left by 32 bits
mvec.push_back(BuildMI(V9::SLLXi6, 3).addReg(tmpReg).addZImm(32) mvec.push_back(BuildMI(V9::SLLXi6, 3).addReg(tmpReg).addZImm(32)
.addRegDef(tmpReg)); .addRegDef(tmpReg2));
//TmpInstruction for intermediate values
TmpInstruction *tmpReg3 = new TmpInstruction(mcfi, (Instruction*) val);
// Code to set the low 32 bits of the value in register `dest' // Code to set the low 32 bits of the value in register `dest'
CreateSETUWConst(C, dest, mvec, mcfi, val); CreateSETUWConst(C, tmpReg3, mvec, mcfi, val);
// dest = OR(tmpReg, dest) // dest = OR(tmpReg, dest)
mvec.push_back(BuildMI(V9::ORr,3).addReg(dest).addReg(tmpReg).addRegDef(dest)); mvec.push_back(BuildMI(V9::ORr,3).addReg(tmpReg3).addReg(tmpReg2).addRegDef(dest));
} }
/// CreateSETUWLabel - Set a 32-bit constant (given by a symbolic label) in /// CreateSETUWLabel - Set a 32-bit constant (given by a symbolic label) in