mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
Thumb parsing and encoding for RSB.
llvm-svn: 138308
This commit is contained in:
parent
33f3f4ec2a
commit
5ae40d73a6
@ -3029,6 +3029,19 @@ bool ARMAsmParser::ParseInstruction(StringRef Name, SMLoc NameLoc,
|
||||
delete Op;
|
||||
}
|
||||
}
|
||||
// Similarly, the Thumb1 "RSB" instruction has a literal "#0" on the
|
||||
// end. Convert it to a token here.
|
||||
if (Mnemonic == "rsb" && isThumb() && Operands.size() == 6 &&
|
||||
static_cast<ARMOperand*>(Operands[5])->isImm()) {
|
||||
ARMOperand *Op = static_cast<ARMOperand*>(Operands[5]);
|
||||
const MCConstantExpr *CE = dyn_cast<MCConstantExpr>(Op->getImm());
|
||||
if (CE && CE->getValue() == 0) {
|
||||
Operands.erase(Operands.begin() + 5);
|
||||
Operands.push_back(ARMOperand::CreateToken("#0", Op->getStartLoc()));
|
||||
delete Op;
|
||||
}
|
||||
}
|
||||
|
||||
return false;
|
||||
}
|
||||
|
||||
|
@ -399,3 +399,11 @@ _func:
|
||||
rors r2, r7
|
||||
|
||||
@ CHECK: rors r2, r7 @ encoding: [0xfa,0x41]
|
||||
|
||||
|
||||
@------------------------------------------------------------------------------
|
||||
@ RSB
|
||||
@------------------------------------------------------------------------------
|
||||
rsbs r1, r3, #0
|
||||
|
||||
rsbs r1, r3, #0 @ encoding: [0x59,0x42]
|
||||
|
Loading…
Reference in New Issue
Block a user