RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 03:53:04 +02:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Adding override specifier and removing erroneous assertion

Browse Source 
llvm-svn: 238664
This commit is contained in:
Colin LeMahieu 2015-05-30 20:03:07 +00:00
parent 6925aa5ef4
commit 60beb2e4b6
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp
View File

@ -39,8 +39,6 @@ public:
bool isInstRelaxable(MCInst const &HMI) const {
const MCInstrDesc &MCID = HexagonMCInstrInfo::getDesc(*MCII, HMI);
assert(&MCID && "invalid instruction");
bool Relaxable = false;
// Branches and loop-setup insns are handled as necessary by relaxation.
if (llvm::HexagonMCInstrInfo::getType(*MCII, HMI) == HexagonII::TypeJ ||
@ -58,7 +56,7 @@ public:
/// relaxation.
///
/// \param Inst - The instruction to test.
bool mayNeedRelaxation(MCInst const &Inst) const {
bool mayNeedRelaxation(MCInst const &Inst) const override {
assert(HexagonMCInstrInfo::isBundle(Inst));
bool PreviousIsExtender = false;
for (auto const &I : HexagonMCInstrInfo::bundleInstructions(Inst)) {
@ -77,7 +75,7 @@ public:
bool fixupNeedsRelaxationAdvanced(const MCFixup &Fixup, bool Resolved,
uint64_t Value,
const MCRelaxableFragment *DF,
const MCAsmLayout &Layout) const {
const MCAsmLayout &Layout) const override {
MCInst const &MCB = DF->getInst();
assert(HexagonMCInstrInfo::isBundle(MCB));