RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
Code Issues Projects Releases Wiki Activity

Be a little bit more specific about target for the memory barrier

Browse Source 
instructions.

llvm-svn: 110360
This commit is contained in:
Eric Christopher 2010-08-05 18:36:20 +00:00
parent 904ec3a392
commit 61f3059ee1
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86Instr64bit.td
View File

@ -1624,7 +1624,8 @@ let Defs = [ESP] in
def Int_MemBarrierNoSSE64 : RI<0x09, MRM1r, (outs), (ins GR64:$zero), def Int_MemBarrierNoSSE64 : RI<0x09, MRM1r, (outs), (ins GR64:$zero),
"lock\n\t" "lock\n\t"
"or{q}\t{$zero, (%rsp)|(%rsp), $zero}", "or{q}\t{$zero, (%rsp)|(%rsp), $zero}",
[(X86MemBarrierNoSSE GR64:$zero)]>, LOCK; [(X86MemBarrierNoSSE GR64:$zero)]>,
Requires<[In64BitMode]>, LOCK;
let Defs = [RAX, EFLAGS], Uses = [RAX] in { let Defs = [RAX, EFLAGS], Uses = [RAX] in {
def LCMPXCHG64 : RI<0xB1, MRMDestMem, (outs), (ins i64mem:$ptr, GR64:$swap), def LCMPXCHG64 : RI<0xB1, MRMDestMem, (outs), (ins i64mem:$ptr, GR64:$swap),

3
lib/Target/X86/X86InstrInfo.td
View File

@ -3938,7 +3938,8 @@ let Defs = [ESP] in
def Int_MemBarrierNoSSE : I<0x09, MRM1r, (outs), (ins GR32:$zero), def Int_MemBarrierNoSSE : I<0x09, MRM1r, (outs), (ins GR32:$zero),
"lock\n\t" "lock\n\t"
"or{l}\t{$zero, (%esp)|(%esp), $zero}", "or{l}\t{$zero, (%esp)|(%esp), $zero}",
[(X86MemBarrierNoSSE GR32:$zero)]>, LOCK; [(X86MemBarrierNoSSE GR32:$zero)]>,
Requires<[In32BitMode]>, LOCK;
} }
// Atomic swap. These are just normal xchg instructions. But since a memory // Atomic swap. These are just normal xchg instructions. But since a memory