1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00

Use autogenerate check in CodeGen/X86/pr16031.ll . NFC

llvm-svn: 294761
This commit is contained in:
Amaury Sechet 2017-02-10 17:26:21 +00:00
parent ee53e4e0c5
commit 64c6b32ce8

View File

@ -1,20 +1,23 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i386-unknown-linux-gnu -mcpu=corei7-avx -enable-misched=false | FileCheck %s
; CHECK-LABEL: main:
; CHECK: pushl %esi
; CHECK-NEXT: testb $1, 8(%esp)
; CHECK-NEXT: movl $-12, %eax
; CHECK-NEXT: movl $-1, %edx
; CHECK-NEXT: cmovel %edx, %eax
; CHECK-NEXT: xorl %ecx, %ecx
; CHECK-NEXT: movl %eax, %esi
; CHECK-NEXT: addl $-1, %esi
; CHECK-NEXT: movl $-1, %esi
; CHECK-NEXT: adcl $-1, %esi
; CHECK-NEXT: cmovsl %ecx, %eax
; CHECK-NEXT: cmovsl %ecx, %edx
; CHECK-NEXT: popl %esi
define i64 @main(i1 %tobool1) nounwind {
; CHECK-LABEL: main:
; CHECK: # BB#0: # %entry
; CHECK-NEXT: pushl %esi
; CHECK-NEXT: testb $1, {{[0-9]+}}(%esp)
; CHECK-NEXT: movl $-12, %eax
; CHECK-NEXT: movl $-1, %edx
; CHECK-NEXT: cmovel %edx, %eax
; CHECK-NEXT: xorl %ecx, %ecx
; CHECK-NEXT: movl %eax, %esi
; CHECK-NEXT: addl $-1, %esi
; CHECK-NEXT: movl $-1, %esi
; CHECK-NEXT: adcl $-1, %esi
; CHECK-NEXT: cmovsl %ecx, %eax
; CHECK-NEXT: cmovsl %ecx, %edx
; CHECK-NEXT: popl %esi
; CHECK-NEXT: retl
entry:
%0 = zext i1 %tobool1 to i32
%. = xor i32 %0, 1