RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 11:42:57 +01:00
Code Issues Projects Releases Wiki Activity

define the IntBinOp class and use it to implement the multiply instructions

Browse Source 
llvm-svn: 30978
This commit is contained in:
Rafael Espindola 2006-10-16 17:57:20 +00:00
parent 71ae8c3d4a
commit 6554b1014d
1 changed files with 13 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
lib/Target/ARM/ARMInstrInfo.td
View File

@ -36,9 +36,8 @@ def iaddr : ComplexPattern<iPTR, 2, "SelectAddrRegImm", [frameindex], []>;
//def raddr : ComplexPattern<iPTR, 2, "SelectAddrRegReg", [], []>;
//===----------------------------------------------------------------------===//
// Instructions
// Instruction Class Templates
//===----------------------------------------------------------------------===//
class InstARM<dag ops, string asmstr, list<dag> pattern> : Instruction {
let Namespace = "ARM";
@ -47,6 +46,15 @@ class InstARM<dag ops, string asmstr, list<dag> pattern> : Instruction {
let Pattern = pattern;
}
class IntBinOp<string OpcStr, SDNode OpNode> :
InstARM<(ops IntRegs:$dst, IntRegs:$a, IntRegs:$b),
!strconcat(OpcStr, " $dst, $a, $b"),
[(set IntRegs:$dst, (OpNode IntRegs:$a, IntRegs:$b))]>;
//===----------------------------------------------------------------------===//
// Instructions
//===----------------------------------------------------------------------===//
def brtarget : Operand<OtherVT>;
// Operand for printing out a condition code.
@ -186,18 +194,11 @@ let isTwoAddress = 1 in {
IntRegs:$false, imm:$cc))]>;
}
def MUL : InstARM<(ops IntRegs:$dst, IntRegs:$a, IntRegs:$b),
"mul $dst, $a, $b",
[(set IntRegs:$dst, (mul IntRegs:$a, IntRegs:$b))]>;
def MUL : IntBinOp<"mul", mul>;
let Defs = [R0] in {
def SMULL : InstARM<(ops IntRegs:$dst, IntRegs:$a, IntRegs:$b),
"smull r12, $dst, $a, $b",
[(set IntRegs:$dst, (mulhs IntRegs:$a, IntRegs:$b))]>;
def UMULL : InstARM<(ops IntRegs:$dst, IntRegs:$a, IntRegs:$b),
"umull r12, $dst, $a, $b",
[(set IntRegs:$dst, (mulhu IntRegs:$a, IntRegs:$b))]>;
def SMULL : IntBinOp<"smull r12,", mulhs>;
def UMULL : IntBinOp<"umull r12,", mulhu>;
}
def bcond : InstARM<(ops brtarget:$dst, CCOp:$cc),