mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 11:13:28 +01:00
[X86] Add overflow intrinsic test in preparation for D38161.
This commit adds the test file before codegen changes as requested in D38161 to make it easier to see the difference. llvm-svn: 314416
This commit is contained in:
Amara Emerson
parent
37a12e715f
commit
677087548d
186
test/CodeGen/X86/overflow-intrinsic-setcc-fold.ll
Normal file
186
test/CodeGen/X86/overflow-intrinsic-setcc-fold.ll
Normal file
@ -0,0 +1,186 @@
|
||||
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||||
; RUN: llc < %s -mtriple=x86_64-apple-darwin -verify-machineinstrs | FileCheck %s --check-prefix=CHECK
|
||||
|
||||
define i1 @saddo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: saddo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: addl %esi, %edi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.sadd.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @saddo_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: saddo_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: addq %rsi, %rdi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.sadd.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @uaddo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: uaddo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: addl %esi, %edi
|
||||
; CHECK-NEXT: setb %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.uadd.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @uaddo_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: uaddo_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: addq %rsi, %rdi
|
||||
; CHECK-NEXT: setb %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.uadd.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @ssubo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: ssubo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: cmpl %esi, %edi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.ssub.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @ssub_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: ssub_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: cmpq %rsi, %rdi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.ssub.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @usubo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: usubo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: cmpl %esi, %edi
|
||||
; CHECK-NEXT: setb %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.usub.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @usubo_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: usubo_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: cmpq %rsi, %rdi
|
||||
; CHECK-NEXT: setb %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.usub.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @smulo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: smulo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: imull %esi, %edi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @smulo_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: smulo_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: imulq %rsi, %rdi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @umulo_not_i32(i32 %v1, i32 %v2) {
|
||||
; CHECK-LABEL: umulo_not_i32:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: movl %edi, %eax
|
||||
; CHECK-NEXT: mull %esi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i32, i1} @llvm.umul.with.overflow.i32(i32 %v1, i32 %v2)
|
||||
%obit = extractvalue {i32, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
define i1 @umulo_not_i64(i64 %v1, i64 %v2) {
|
||||
; CHECK-LABEL: umulo_not_i64:
|
||||
; CHECK: ## BB#0: ## %entry
|
||||
; CHECK-NEXT: movq %rdi, %rax
|
||||
; CHECK-NEXT: mulq %rsi
|
||||
; CHECK-NEXT: seto %al
|
||||
; CHECK-NEXT: xorb $1, %al
|
||||
; CHECK-NEXT: retq
|
||||
entry:
|
||||
%t = call {i64, i1} @llvm.umul.with.overflow.i64(i64 %v1, i64 %v2)
|
||||
%obit = extractvalue {i64, i1} %t, 1
|
||||
%ret = xor i1 %obit, true
|
||||
ret i1 %ret
|
||||
}
|
||||
|
||||
declare {i32, i1} @llvm.sadd.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.sadd.with.overflow.i64(i64, i64) nounwind readnone
|
||||
declare {i32, i1} @llvm.uadd.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.uadd.with.overflow.i64(i64, i64) nounwind readnone
|
||||
declare {i32, i1} @llvm.ssub.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.ssub.with.overflow.i64(i64, i64) nounwind readnone
|
||||
declare {i32, i1} @llvm.usub.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.usub.with.overflow.i64(i64, i64) nounwind readnone
|
||||
declare {i32, i1} @llvm.smul.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.smul.with.overflow.i64(i64, i64) nounwind readnone
|
||||
declare {i32, i1} @llvm.umul.with.overflow.i32(i32, i32) nounwind readnone
|
||||
declare {i64, i1} @llvm.umul.with.overflow.i64(i64, i64) nounwind readnone
|
||||
|
||||
Loading…
Reference in New Issue
Block a user