RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Code Issues Projects Releases Wiki Activity

Add a few lines to the release notes:

Browse Source 
1. pointer-vector
2. type legalizer changes and vector-select
3. X86 ISA changes.

llvm-svn: 146964
This commit is contained in:
Nadav Rotem 2011-12-20 08:02:50 +00:00
parent 576aba04f1
commit 682f1c2187
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
docs/ReleaseNotes.html
View File

@ -285,6 +285,7 @@ Release Notes</a>.</h1>
<ul> <ul>
<li>IR support for half float</li> <li>IR support for half float</li>
<li>IR support for vectors of pointers, including vector GEPs.</li>
<li>....</li> <li>....</li>
</ul> </ul>
</div> </div>
@ -333,6 +334,14 @@ Release Notes</a>.</h1>
<div> <div>
<p>We have changed the way that the Type Legalizer legalizes vectors.
The type legalizer now attempts to promote integer elements.
This enabled the implementation of vector-select.
Additionally, we see a performance boost on workloads which use vectors of chars and shorts, since they are now promoted
to 32-bit types, which are better supported by the SIMD instruction set.
Floating point types are still widened as before.</p>
<p>We have put a significant amount of work into the code generator <p>We have put a significant amount of work into the code generator
infrastructure, which allows us to implement more aggressive algorithms and infrastructure, which allows us to implement more aggressive algorithms and
make it run faster:</p> make it run faster:</p>
@ -355,6 +364,8 @@ Release Notes</a>.</h1>
<p>New features and major changes in the X86 target include:</p> <p>New features and major changes in the X86 target include:</p>
<ul> <ul>
<li>Bug fixes and improved support for AVX1</li>
<li>Support for AVX2 (still incomplete at this point)</li>
<li>....</li> <li>....</li>
</ul> </ul>