RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-24 03:33:20 +01:00
Code Issues Projects Releases Wiki Activity

Allow target to disable if-converting predicable instructions. e.g. NEON instructions under ARM mode.

Browse Source 
llvm-svn: 89541
This commit is contained in:
Evan Cheng 2009-11-21 06:20:26 +00:00
parent 7f5e6b43a0
commit 6970be3ca4
2 changed files with 8 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
include/llvm/Target/TargetInstrInfo.h
View File

@ -514,6 +514,13 @@ public:
return false;
}
/// isPredicable - Return true if the specified instruction can be predicated.
/// By default, this returns true for every instruction with a
/// PredicateOperand.
virtual bool isPredicable(MachineInstr *MI) const {
return MI->getDesc().isPredicable();
}
/// isSafeToMoveRegClassDefs - Return true if it's safe to move a machine
/// instruction that defines the specified register class.
virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const {

2
lib/CodeGen/IfConversion.cpp
View File

@ -608,7 +608,7 @@ void IfConverter::ScanInstructions(BBInfo &BBI) {
if (TII->DefinesPredicate(I, PredDefs))
BBI.ClobbersPred = true;
if (!TID.isPredicable()) {
if (!TII->isPredicable(I)) {
BBI.IsUnpredicable = true;
return;
}