RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 20:23:11 +01:00
Code Issues Projects Releases Wiki Activity

CR registers are not used by this "target"

Browse Source 
llvm-svn: 23552
This commit is contained in:
Chris Lattner 2005-09-30 06:43:58 +00:00
parent 49117a5dcc
commit 6a87f90d17
2 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/Skeleton/Skeleton.td
View File

@ -33,7 +33,7 @@ def Skeleton : Target {
let CalleeSavedRegisters = [R1, R13, R14, R15, R16, R17, R18, R19,
R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, F14, F15,
F16, F17, F18, F19, F20, F21, F22, F23, F24, F25, F26, F27, F28, F29,
F30, F31, CR2, CR3, CR4];
F30, F31];
// Pull in Instruction Info:
let InstructionSet = SkeletonInstrInfo;

7
lib/Target/Skeleton/SkeletonRegisterInfo.td
View File

@ -75,13 +75,6 @@ def F26 : FPR<26, "F26">; def F27 : FPR<27, "F27">;
def F28 : FPR<28, "F28">; def F29 : FPR<29, "F29">;
def F30 : FPR<30, "F30">; def F31 : FPR<31, "F31">;
// Condition registers
def CR0 : CR<0, "CR0">; def CR1 : CR<1, "CR1">;
def CR2 : CR<2, "CR2">; def CR3 : CR<3, "CR3">;
def CR4 : CR<4, "CR4">; def CR5 : CR<5, "CR5">;
def CR6 : CR<6, "CR6">; def CR7 : CR<7, "CR7">;
// Floating-point status and control register
def FPSCR : SPR<0, "FPSCR">;
// fiXed-point Exception Register? :-)