mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 19:52:54 +01:00
Fix FreeBench/fourinarow with the dag isel, by not adding a bogus result
to SHIFT_PARTS nodes llvm-svn: 23151
This commit is contained in:
parent
025f964997
commit
6a990c392c
@ -2388,10 +2388,7 @@ void SelectionDAGLegalize::ExpandShiftParts(unsigned NodeOp,
|
||||
Ops.push_back(LHSL);
|
||||
Ops.push_back(LHSH);
|
||||
Ops.push_back(Amt);
|
||||
std::vector<MVT::ValueType> VTs;
|
||||
VTs.push_back(LHSL.getValueType());
|
||||
VTs.push_back(LHSH.getValueType());
|
||||
VTs.push_back(Amt.getValueType());
|
||||
std::vector<MVT::ValueType> VTs(2, LHSL.getValueType());
|
||||
Lo = DAG.getNode(NodeOp, VTs, Ops);
|
||||
Hi = Lo.getValue(1);
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user