RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 11:13:28 +01:00
Code Issues Projects Releases Wiki Activity

ARM: improve WoA ABI conformance for frame register

Browse Source 
Windows on ARM uses R11 for the frame pointer even though the environment is a
pure Thumb-2, thumb-only environment.  Replicate this behaviour to improve
Windows ABI compatibility.  This register is used for fast stack walking, and
thus is part of the Windows ABI.

llvm-svn: 209085
This commit is contained in:
Saleem Abdulrasool 2014-05-18 04:12:52 +00:00
parent 1736f9e03d
commit 6ab7957740
3 changed files with 67 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
lib/Target/ARM/ARMBaseRegisterInfo.cpp
View File

@ -44,9 +44,13 @@
using namespace llvm;
ARMBaseRegisterInfo::ARMBaseRegisterInfo(const ARMSubtarget &sti)
: ARMGenRegisterInfo(ARM::LR, 0, 0, ARM::PC), STI(sti),
FramePtr((STI.isTargetMachO() || STI.isThumb()) ? ARM::R7 : ARM::R11),
BasePtr(ARM::R6) {
: ARMGenRegisterInfo(ARM::LR, 0, 0, ARM::PC), STI(sti), BasePtr(ARM::R6) {
if (STI.isTargetMachO())
FramePtr = ARM::R7;
else if (STI.isTargetWindows())
FramePtr = ARM::R11;
else // ARM EABI
FramePtr = STI.isThumb() ? ARM::R7 : ARM::R11;
}
const MCPhysReg*

22
test/CodeGen/ARM/Windows/frame-register.ll Normal file
View File

@ -0,0 +1,22 @@
; RUN: llc -mtriple thumbv7-windows -disable-fp-elim -filetype asm -o - %s \
; RUN: | FileCheck %s
declare void @callee(i32)
define i32 @calleer(i32 %i) {
entry:
%i.addr = alloca i32, align 4
%j = alloca i32, align 4
store i32 %i, i32* %i.addr, align 4
%0 = load i32* %i.addr, align 4
%add = add nsw i32 %0, 1
store i32 %add, i32* %j, align 4
%1 = load i32* %j, align 4
call void @callee(i32 %1)
%2 = load i32* %j, align 4
%add1 = add nsw i32 %2, 1
ret i32 %add1
}
; CHECK: push.w {r11, lr}

38
test/CodeGen/ARM/frame-register.ll Normal file
View File

@ -0,0 +1,38 @@
; RUN: llc -mtriple arm-eabi -disable-fp-elim -filetype asm -o - %s \
; RUN: | FileCheck -check-prefix CHECK-ARM %s
; RUN: llc -mtriple thumb-eabi -disable-fp-elim -filetype asm -o - %s \
; RUN: | FileCheck -check-prefix CHECK-THUMB %s
; RUN: llc -mtriple arm-darwin -disable-fp-elim -filetype asm -o - %s \
; RUN: | FileCheck -check-prefix CHECK-DARWIN-ARM %s
; RUN: llc -mtriple thumb-darwin -disable-fp-elim -filetype asm -o - %s \
; RUN: | FileCheck -check-prefix CHECK-DARWIN-THUMB %s
declare void @callee(i32)
define i32 @calleer(i32 %i) {
entry:
%i.addr = alloca i32, align 4
%j = alloca i32, align 4
store i32 %i, i32* %i.addr, align 4
%0 = load i32* %i.addr, align 4
%add = add nsw i32 %0, 1
store i32 %add, i32* %j, align 4
%1 = load i32* %j, align 4
call void @callee(i32 %1)
%2 = load i32* %j, align 4
%add1 = add nsw i32 %2, 1
ret i32 %add1
}
; CHECK-ARM: push {r11, lr}
; CHECK-ARM: mov r11, sp
; CHECK-THUMB: push {r4, r6, r7, lr}
; CHECK-THUMB: add r7, sp, #8
; CHECK-DARWIN-ARM: push {r7, lr}
; CHECK-DARWIN-THUMB: push {r4, r7, lr}